1	distributed management tesk force, inc.
2	Document Number: DSP1022
3	Date: 2010-04-22
4	Version: 1.0.1

5 CPU Profile

6 Document Type: Specification

- 7 Document Status: DMTF Standard
- 8 Document Language: en-US

10 Copyright Notice

11 Copyright © 2008–2010 Distributed Management Task Force, Inc. (DMTF). All rights reserved.

12 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems

13 management and interoperability. Members and non-members may reproduce DMTF specifications and 14 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to

15 time, the particular version and release date should always be noted.

- 16 Implementation of certain elements of this standard or proposed standard may be subject to third party
- 17 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations
- to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose,
- 19 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or
- inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize,
- disclose, or identify any such third party patent rights, or for such party's reliance on the standard or
- incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any
- 24 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent.
- 25 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is
- 26 withdrawn or modified after publication, and shall be indemnified and held harmless by any party

implementing the standard from any and all claims of infringement by a patent owner for such

- 28 implementations.
- 29 For information about patents held by third-parties which have notified the DMTF that, in their opinion,
- 30 such patent may relate to or impact implementations of DMTF standards, visit
- 31 <u>http://www.dmtf.org/about/policies/disclosures.php</u>.

\sim	\sim
	<u>۲</u>
J	U

CONTENTS

34	Fore	word.		7
35	Intro	ductio	n	8
36	1		9	
37	2		ative References	
-			s and Definitions	
38	3			
39	4		ols and Abbreviated Terms	
40	5		osis	
41	6	Descr	iption	. 11
42	7	Imple	mentation	. 12
43		7.1	CIM_Processor	
44		7.2	Processor Capabilities	. 12
45		7.3	Processor State Management	. 13
46		7.4	CIM_Processor.RequestedState	
47		7.5	Modeling the Current Enabled State of the Processor	
48		7.6	Modeling Individual Processor Cores	
49		7.7	Modeling Individual Hardware Threads	
50		7.8	Modeling Cache Memory	
51		7.9	Modeling Physical Aspects of Processor and Cache Memory	
52	8	Metho	ods	
53		8.1	CIM_Processor.RequestStateChange()	
54		8.2	CIM_ProcessorCore.RequestStateChange()	
55		8.3	CIM_HardwareThread.RequestStateChange()	
56		8.4	CIM_Memory.RequestStateChange()	
57		8.5	Profile Conventions for Operations	
58		8.6	CIM_AssociatedCacheMemory	
59		8.7	CIM_ConcreteComponent — References CIM_HardwareThread and CIM_Processor	
60		8.8	CIM_ConcreteComponent — References CIM_ProcessorCore and CIM_Processor	. 25
61		8.9	CIM_ElementCapabilities — References CIM_HardwareThread and	00
62		0.40	CIM_EnabledLogicalElementCapabilities	26
63		8.10	CIM_ElementCapabilities — References CIM_Memory and	20
64 65		0 1 1	CIM_EnabledLogicalElementCapabilities	. 20
65 66		8.11	CIM_ElementCapabilities — References CIM_Processor and CIM_ProcessorCapabilities	26
67		0 1 2	CIM_FrocessorCapabilities — References CIM_ProcessorCore and	. 20
68		0.12	CIM_EnabledLogicalElementCapabilities	27
69		8.13		27
70			CIM_HardwareThread	
71			CIM_Memory	
72		8.16	CIM Processor	
73		8.17	CIM ProcessorCapabilities	
74		8.18	CIM_ProcessorCore	
75		8.19	CIM_SystemDevice	
76	9		Cases	
77	Ũ	9.1	Object Diagrams	
78		9.2	Change the Enabled State of the Memory to the Desired State	
79		9.3	Change the Enabled State of the CPU to the Desired State	
80		9.4	Change the Enabled State of the CPU's Core to the Desired State	
81		9.5	Change the Enabled State of the CPU's Hardware Thread to the Desired State	
82		9.6	Retrieve All the Processor Cores for the CPU	
83		9.7	Retrieve All the Hardware Threads for the CPU	
84		9.8	Retrieve CPU's Cache Memory Information for the CPU	. 37
85	10	CIM E	Iements	. 37

86	10.1	CIM_AssociatedCacheMemory	
87	10.2		
88		CIM_ProcessorCore	
89	10.3		
90	10.4		
91		CIM_EnabledLogicalElementCapabilities	40
92	10.5		
93		CIM_EnabledLogicalElementCapabilities	40
94	10.6		
95		CIM_ProcessorCapabilities	41
96	10.7	CIM_ElementCapabilities — References CIM_ProcessorCore and	
97		CIM_EnabledLogicalElementCapabilities	41
98	10.8	CIM_EnabledLogicalElementCapabilities	42
99	10.9		
100		CIM_Memory	
101	10.11	CIM_Processor	43
102		CIM_ProcessorCapabilities	
103		CIM_ProcessorCore	
104	10.14	CIM_RegisteredProfile	44
105	10.15	CIM_SystemDevice	45
106	ANNEX A	(informative) Change Log	46
107			

108 Figures

109	Figure 1 – CPU Profile: Class Diagram	
110	Figure 2 – Registered Profile	
111	Figure 3 – Multi-Core CPU	
112	Figure 4 – Detailed Multi-Core CPU	
113	Figure 5 – Multi-core CPU with a Disabled Core	
114	Figure 6 – Single Core, Multi-Hardware Thread CPU	
115	Figure 7 – Processor with Off-Chip Cache	
116		

117 **Tables**

118	Table 1 – Related Profiles	10
119	Table 2 – CIM_ProcessorCapabilities Properties Mapping to SMBIOS Equivalence	12
120	Table 3 – CIM_Processor.CPUStatus Value Descriptions	14
121	Table 4 – Mapping for CPUStatus Property and EnabledState Property Values	14
122	Table 5 – CIM_ProcessorCore.CoreEnabledState Value Descriptions	16
123	Table 6 – Mapping for the CoreEnabledState Property and EnabledState Property Values	17
124	Table 7 – CIM_HardwareThread.EnabledState Value Descriptions	19
125	Table 8 – CIM_Memory.EnabledState Value Descriptions	21
126	Table 9 – CIM_Processor.RequestStateChange() Method: Return Code Values	22
127	Table 10 – CIM_Processor.RequestStateChange() Method: Parameters	22
128	Table 11 – CIM_ProcessorCore.RequestStateChange() Method: Return Code Values	22
129	Table 12 – CIM_ProcessorCore.RequestStateChange() Method: Parameters	23
130	Table 13 – CIM_HardwareThread.RequestStateChange() Method: Return Code Values	23
131	Table 14 – CIM_HardwareThread.RequestStateChange() Method: Parameters	23
132	Table 15 – CIM_Memory.RequestStateChange() Method: Return Code Values	24

133	Table 16 – CIM_Memory.RequestStateChange() Method: Parameters	24
134	Table 17 – Operations: CIM_AssociatedCacheMemory	25
135	Table 18 – Operations: CIM_ConcreteComponent	25
136	Table 19 – Operations: CIM_ConcreteComponent	26
137	Table 20 – Operations: CIM_ElementCapabilities	
138	Table 21 – Operations: CIM_ElementCapabilities	
139	Table 22 – Operations: CIM_ElementCapabilities	27
140	Table 23 – Operations: CIM_ElementCapabilities	27
141	Table 24 – Operations: CIM_HardwareThread	27
142	Table 25 – Operations: CIM_Memory	
143	Table 26 – Operations: CIM_Processor	
144	Table 27 – Operations: CIM_ProcessorCore	
145	Table 28 – Operations: CIM_SystemDevice	
146	Table 29 – CIM Elements: CPU Profile	
147	Table 30 – Class: CIM_AssociatedCacheMemory	
148	Table 31 – Class: CIM_ConcreteComponent — References CIM_HardwareThread and CIM_ProcessorCore	20
149 150	Table 32 – Class: CIM_ConcreteComponent — References CIM_ProcessorCore and CIM_	
150 151	Table 32 – Class: CIM_ConcreteComponent — References CIM_ProcessorCore and CIM_ Table 33 – Class: CIM_ElementCapabilities — References CIM_HardwareThread and	F10Cess0140
151	CIM_EnabledLogicalElementCapabilities	
153	Table 34 – Class: CIM ElementCapabilities — References CIM Memory and	
154	CIM_EnabledLogicalElementCapabilities	
155	Table 35 – Class: CIM_ElementCapabilities — References CIM_Processor and	
156	CIM_ProcessorCapabilities	41
157	Table 36 – Class: CIM_ElementCapabilities — References CIM_ProcessorCore and	
158	CIM_EnabledLogicalElementCapabilities	
159	Table 37 – Class: CIM_EnabledLogicalElementCapabilities	
160	Table 38 – Class: CIM_HardwareThread	
161	Table 39 – Class: CIM_Memory	
162	Table 40 – Class: CIM_Processor	
163	Table 41 – Class: CIM_ProcessorCapabilities	
164	Table 42 – Class: CIM_ProcessorCore	
165	Table 43 – Class: CIM_RegisteredProfile	44
166	Table 44 – Class: CIM_registered reno	

Foreword

171 The CPU Profile (DSP1022) was prepared by the Physical Platform Profiles Working Group of the DMTF.

DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
 management and interoperability. For information about the DMTF, see http://www.dmtf.org.

174 Acknowledgments

- 175 The DMTF acknowledges the following individuals for their contributions to this document:
- 176 Editors:
- Jon Hass Dell
- Khachatur Papanyan Dell
- Jeff Hilland HP
- 180 Contributors:
- Jon Hass Dell
- Khachatur Papanyan Dell
- 183 Jeff Hilland HP
- 184 Christina Shaw HP
- 185 Aaron Merkin IBM
- 186 Jeff Lynch IBM
- Perry Vincent Intel
- John Leung Intel

Introduction

The information in this specification should be sufficient for a provider or consumer of this data to identify unambiguously the classes, properties, methods, and values that shall be instantiated and manipulated to represent and manage the processor components of systems and subsystems modeled using the DMTF Common Information Model (CIM) core and extended model definitions.

195 The target audience for this specification is implementers who are writing CIM-based providers or 196 consumers of management interfaces that represent the component described in this document.

197 **Document Conventions**

198 **Experimental Material**

199 Experimental material has yet to receive sufficient review to satisfy the adoption requirements set forth by

- the DMTF. Experimental material is included in this document as an aid to implementers who are
- interested in likely future developments. Experimental material may change as implementation
- experience is gained. It is likely that experimental material will be included in an upcoming revision of the
 document. Until that time, experimental material is purely informational.
- 204 The following typographical convention indicates experimental material:

205 **EXPERIMENTAL**

206 Experimental material appears here.

207 EXPERIMENTAL

- In places where this typographical convention cannot be used (for example, tables or figures), the "EXPERIMENTAL" label is used alone.
- 210

CPU Profile

213 **1 Scope**

- 214 The *CPU Profile* extends the management capability of referencing profiles by adding the capability to
- 215 represent CPUs or processors in a managed system. CPU cache memory and associations with CPU
- 216 physical aspects, as well as profile implementation version information, are modeled in this profile.

217 **2** Normative References

- The following referenced documents are indispensable for the application of this document. For dated or
- versioned references, only the edition cited (including any corrigenda or DMTF update versions) applies.
- For references without a date or version, the latest published edition of the referenced document
- 221 (including any corrigenda or DMTF update versions) applies.
- 222 DMTF DSP0004, CIM Infrastructure Specification 2.5,
- 223 <u>http://www.dmtf.org/standards/published_documents/DSP0004_2.5.pdf</u>
- DMTF DSP0134, System Management BIOS (SMBIOS) Reference Specification 2.6, http://www.dmtf.org/standards/published_documents/DSP0134_2.6.pdf
- DMTF DSP0200, CIM Operations over HTTP 1.3,
 <u>http://www.dmtf.org/standards/published_documents/DSP0200_1.3.pdf</u>
- 228 DMTF DSP1001, Management Profile Specification Usage Guide 1.0,
- 229 http://www.dmtf.org/standards/published_documents/DSP1001_1.0.pdf
- 230 DMTF DSP1011, *Physical Asset Profile 1.0*,
- 231 <u>http://www.dmtf.org/standards/published_documents/DSP1011_1.0.pdf</u>
- 232 DMTF DSP1033, *Profile Registration Profile 1.0,*
- 233 <u>http://www.dmtf.org/standards/published_documents/DSP1033_1.0.pdf</u>
- IETF RFC5234, Augmented BNF for Syntax Specifications: ABNF, January 2008,
 <u>http://www.rfc-editor.org/rfc/rfc5234.txt</u>
- 236 ISO/IEC Directives, Part 2, <u>Rules for the structure and drafting of International Standards</u>

3 Terms and Definitions

- In this document, some terms have a specific meaning beyond the normal English meaning. Those termsare defined in this clause.
- The terms "shall" ("required"), "shall not," "should" ("recommended"), "should not" ("not recommended"), "may," "need not" ("not required"), "can" and "cannot" in this document are to be interpreted as described in <u>ISO/IEC Directives, Part 2</u>, Annex H. The terms in parenthesis are alternatives for the preceding term, for use in exceptional cases when the preceding term cannot be used for linguistic reasons. Note that <u>ISO/IEC Directives, Part 2</u>, Annex H specifies additional alternatives. Occurrences of such additional alternatives shall be interpreted in their normal English meaning.
- The terms "clause," "subclause," "paragraph," and "annex" in this document are to be interpreted as described in <u>ISO/IEC Directives, Part 2</u>, Clause 5.

- 248 The terms "normative" and "informative" in this document are to be interpreted as described in <u>ISO/IEC</u>
- 249 <u>Directives, Part 2</u>, Clause 3. In this document, clauses, subclauses, or annexes labeled "(informative)" do 250 not contain normative content. Notes and examples are always informative elements.
- For the purposes of this document, the following terms and definitions apply. The terms defined in <u>DSP0004</u>, <u>DSP0200</u>, <u>DSP1001</u>, and <u>DSP1033</u> also apply to this document.
- 253 **3.1**

254 Cache Memory

- 255 indicates the instance of CIM_Memory that represents the cache memory for the processor
- 256 **3.2**
- 257 Host Processor
- 258 indicates the instance of CIM_Processor that represents the processor that hosts the processor core
- 259 **3.3**

260 Threading Processor Core

- 261 indicates the instance of CIM_ProcessorCore that represents the processor core that enables the
- 262 hardware threading

263 4 Symbols and Abbreviated Terms

- 264 **4.1**
- 265 CPU
- 266 central processing unit

267 **5** Synopsis

- 268 Profile Name: CPU
- 269 Version: 1.0.1
- 270 Organization: DMTF
- 271 CIM Schema Version: 2.19
- 272 Central Class: CIM_Processor
- 273 Scoping Class: CIM_ComputerSystem
- 274 The CPU Profile is a component profile that extends the management capability of referencing profiles by
- 275 adding the capability to represent CPUs or processors in a managed system.
- 276

Table 1 – Related Profiles

Profile Name	Organization	Version	Requirement	Description
Physical Asset	DMTF	1.0	Optional	See 7.9.
Profile Registration	DMTF	1.0	Mandatory	

277 6 Description

The *CPU Profile* describes CPU or processor devices and associated cache memory used in managed systems.

Figure 1 represents the class schema for the *CPU Profile*. For simplicity, the prefix CIM_ has been removed from the names of the classes.

The CIM_Processor class describes the processor characteristics; the CIM_ProcessorCapabilities class

283 describes the capabilities of the processor. The cores of the processor are represented by the 284 CIM ProcessorCore class and are associated to the CIM Processor class through the

285 CIM_ConcreteComponent association. When a core supports hardware threads, the

286 CIM_HardwareThread class is used to represent the thread's properties. The cache memory can be

associated with either a processor or a core. The cache memory is represented by the CIM_Memory


288 class and is associated to the CIM_ProcessorCore and CIM_Processor classes through the

289 CIM_AssociatedCacheMemory class. The physical aspects of a processor are represented through an

290 instance of CIM_Chip class. When the cache memory is off-chip/external, the cache memory's physical

aspects are represented by an instance of CIM_PhysicalMemory. Also, the class diagram shows the

scoping managed system and the profile registration classes.



294

Figure 1 – CPU Profile: Class Diagram

295 **7 Implementation**

This clause details the requirements related to the arrangement of instances and their properties for implementations of this profile. Methods are listed in clause 8 ("Methods"), and properties are listed in clause 10 ("CIM Elements").

299 **7.1 CIM_Processor**

300 Zero or more instances of CIM_Processor shall be instantiated.

301 7.2 Processor Capabilities

The CIM_ProcessorCapabilities class may be instantiated to represent the processor capabilities. Only one instance of CIM_ProcessorCapabilities shall be associated with a given instance of CIM_Processor through an instance of CIM_ElementCapabilities.

305 7.2.1 Multi-Core or Multi-Thread Processor Capabilities

306 When modeling the capabilities of a multi-core or multi-thread processor, the CIM_ProcessorCapabilities 307 class shall be instantiated and associated to the instance of CIM_Processor that represents the multi-core 308 or multi-thread processor.

309 The properties of CIM_ProcessorCapabilities described in the "CIM_ProcessorCapabilities Properties"

310 column in Table 2 are defined in terms of the <u>DSP0134</u> Processor Information structure to provide

311 meaningful context for the interpretation of the properties. The mappings specified in Table 2 shall be

312 used. The underlying represented system does not need to support <u>DSP0134</u>.

313

Table 2 – CIM_ProcessorCapabilities Properties Mapping to SMBIOS Equivalence

CIM_ProcessorCapabilities Properties	SMBIOS Structure Name	SMBIOS Structure Description
NumberOfProcessorCores	Core Count	Number of cores per processor socket
NumberOfHardwareThreads	Thread Count	Number of threads per processor socket

314 **7.2.2** Single-Core and Single-Thread Processor Capabilities

- 315 When modeling the capabilities of a single-core and single-thread processor, the
- 316 CIM_ProcessorCapabilities may not be instantiated.
- When no instance of CIM_ProcessorCapabilities is associated with the instance of CIM_Processor that represents the processor, the processor is a single-core and single-thread processor.
- 319 When an instance of CIM_ProcessorCapabilities is associated with the instance of CIM_Processor that 320 represents the single-core and single-thread processor, the following requirements apply:
- The CIM_ProcessorCapabilities.NumberOfProcessorCores property shall have a value of 1.
- The CIM_ProcessorCapabilities.NumberOfHardwareThreads property shall have a value of 1.

323 **7.2.3 CIM_ProcessorCapabilities.RequestedStatesSupported**

324 The RequestedStatesSupported property is an array that contains the supported requested states for the

- 325 instance of CIM_Processor. This property shall be the super set of the values to be used as the
- 326 RequestedState parameter in the RequestStateChange() method (see 8.1). The value of the

- 327 CIM_ProcessorCapabilities.RequestedStatesSupported property shall be an empty array or contain any
- 328 combination of the following values: 2 (Enabled), 3 (Disabled), or 11 (Reset).

329 **7.2.4** CIM_ProcessorCapabilities.ElementNameEditSupported

The ElementNameEditSupported property shall have a value of TRUE when the implementation supports client modification of the CIM_Processor.ElementName property.

332 7.2.5 CIM_ProcessorCapabilities.MaxElementNameLen

The MaxElementNameLen property shall be implemented when the ElementNameEditSupported property has a value of TRUE.

335 **7.3 Processor State Management**

Processor state management requires that the CIM_Processor.RequestStateChange() method be
 supported (see 8.1) and the value of the CIM_Processor.RequestedState property not match 12 (Not
 Applicable).

339 7.3.1 Processor State Management Support

- When the instance of CIM_ProcessorCapabilities does not exist, processor state management shall not be supported.
- When the value of the CIM_ProcessorCapabilities.RequestedStatesSupported property of the associated
 CIM_ProcessorCapabilities instance is an empty array, processor state management shall not be
 supported.
- 345 When the value of the CIM_ProcessorCapabilities.RequestedStatesSupported property of the associated
- CIM_ProcessorCapabilities instance is not an empty array, processor state management shall be
 supported.

348 **7.4 CIM_Processor.RequestedState**

The CIM_Processor.RequestedState property shall have a value of 12 (Not Applicable) or 5 (No Change), or a value contained in the CIM_ProcessorCapabilities.RequestedStatesSupported property array of the associated CIM_ProcessorCapabilities instance (see 7.2.2)

associated CIM_ProcessorCapabilities instance (see 7.2.2).

When processor state management is supported and the RequestStateChange() method is successfully executed, the RequestedState property shall be set to the value of the RequestedState parameter of the RequestStateChange() method. After the RequestStateChange() method has successfully executed, the

355 RequestedState and EnabledState properties shall have equal values with the exception of the

356 transitional requested state 11 (Reset). The value of the RequestedState property may also change as a

357 result of a request for a change to the processor's enabled state by a non-CIM implementation.

358 7.4.1 RequestedState — 12 (Not Applicable) Value

359 When processor state management is not supported, the value of the CIM_Processor.RequestedState 360 property shall be 12 (Not Applicable).

361 **7.4.2** RequestedState — 5 (No Change) Value

362 When processor state management is supported, the initial value of the CIM_Processor.RequestedState 363 property shall be 5 (No Change).

7.5 Modeling the Current Enabled State of the Processor

The current enabled state of the processor is described by the CIM_Processor.CPUStatus and CIM_Processor.EnabledState properties. Clauses 7.5.1 and 7.5.2 detail the requirements for implementing these two properties.

368 7.5.1 CIM_Processor.CPUStatus

Table 3 describes the mapping between the values of the CIM_Processor.CPUStatus property and the corresponding description of the state of the processor. The CPUStatus property shall match the values that are specified in Table 3. When the RequestStateChange() method executes but does not complete successfully, or the processor is in an indeterminate state, the CPUStatus property shall have value of 0

373 (Unknown). The value of this property may also change as a result of a change to the processor's

anabled state by a non-CIM implementation.

375

Table 3 – CIM_Processor.CPUStatus Value Descriptions

Value	Description	Extended Description
0	Unknown	Processor state is indeterminate, or the processor state management is not supported.
1	CPU Enabled	Processor shall be enabled.
2	CPU Disabled by User	Processor shall be disabled through client configuration, which may occur through client invocation of the RequestStateChange() method or through a non-CIM implementation such as BIOS.
3	CPU Disabled By BIOS (POST Error)	Processor shall be disabled due to a POST error.
4	CPU Is Idle	Processor shall be enabled but idling.

376 **7.5.2 CIM_Processor.EnabledState**

377 The CIM_Processor.EnabledState property shall be implemented in addition to the

378 CIM_Processor.CPUStatus property. When the CPUStatus property has a value that matches a value in

379 the "CPUStatus Value" column in Table 4, the EnabledState property shall have a value that matches a

380 value in the "EnabledState Value" column in the same row in the table.

381

 Table 4 – Mapping for CPUStatus Property and EnabledState Property Values

CPUStatus Value	Description	EnabledState Value	Description
0	Unknown	0 or 5	Unknown or Not Applicable
1	CPU Enabled	2	Enabled
2	CPU Disabled by User	3	Disabled
3	CPU Disabled By BIOS (POST Error)	3	Disabled
4	CPU Is Idle	2	Enabled

382 **7.6 Modeling Individual Processor Cores**

383 Modeling the individual processor cores is optional functionality. When individual processor cores are 384 modeled, the implementation shall instantiate an instance of CIM ProcessorCore to represent each

- 385 processor core. All the requirements in this clause and its subclauses are applicable when an
- 386 implementation instantiates the CIM_ProcessorCore class.
- 387 Each instance of CIM_ProcessorCore shall be associated through an instance of
- 388 CIM_ConcreteComponent to only one instance of CIM_Processor that represents the processor (Host 389 Processor) that hosts the processor core.
- 390 The number of instances of CIM ProcessorCore associated with the Host Processor shall be equal to the
- 391 value of the CIM_ProcessorCapabilities.NumberOfProcessorCores property of the instance of
- 392 CIM_ProcessorCapabilities that is associated with the Host Processor.

393 **7.6.1 Processor Core Capabilities**

The CIM_EnabledLogicalElementCapabilities class may be used to model the capabilities of processor cores. When the CIM_EnabledLogicalElementCapabilities class is instantiated to represent the processor

- core capabilities, the instance of CIM_EnabledLogicalElementCapabilities shall be associated with the
 CIM_ProcessorCore instance through an instance of CIM_ElementCapabilities and used for advertising
 the capabilities of the CIM_ProcessorCore instance.
- 399 There shall be at most one instance of CIM_EnabledLogicalElementCapabilities associated with a given 400 instance of CIM_ProcessorCore.

401 7.6.1.1 CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported

402 The RequestedStatesSupported property is an array that contains the supported requested states for the

instance of CIM_ProcessorCore. This property shall be the super set of the values to be used as the

404 RequestedState parameter in the RequestStateChange() method (see 8.2). The value of the

405 RequestedStatesSupported property shall be an empty array or contain any combination of the following 406 values: 2 (Enabled), 3 (Disabled), or 11 (Reset).

407 **7.6.1.2** CIM_EnabledLogicalElementCapabilities.ElementNameEditSupported

The ElementNameEditSupported property shall have a value of TRUE when the implementation supports client modification of the CIM_ProcessorCore.ElementName property.

410 **7.6.1.3 CIM_EnabledLogicalElementCapabilities.MaxElementNameLen**

411 The MaxElementNameLen property shall be implemented when the ElementNameEditSupported 412 property has a value of TRUE.

413 **7.6.2 Processor Core State Management**

Processor core state management requires that the CIM_ProcessorCore.RequestStateChange() method
 be supported (see 8.2) and the value of the CIM_ProcessorCore.RequestedState property not match 12
 (Not Applicable).

417 **7.6.2.1** Processor Core State Management Support

- 418 When no CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_ProcessorCore 419 instance, processor core state management shall not be supported.
- 420 When a CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_ProcessorCore
- instance but the value of the CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported
 property is an empty array, processor core state management shall not be supported.
- 423 When a CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_ProcessorCore
- 424 instance and the value of the CIM EnabledLogicalElementCapabilities.RequestedStatesSupported
- 425 property is not an empty array, processor core state management shall be supported.

426 7.6.3 CIM_ProcessorCore.RequestedState

- 427 The CIM_ProcessorCore.RequestedState property shall have a value of 12 (Not Applicable) or 5 (No
- 428 Change), or a value contained in the
- 429 CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported property array of the associated
- 430 CIM_EnabledLogicalElementCapabilities instance (see 7.6.1.1).
- 431 When processor core state management is supported and the RequestStateChange() method is
- 432 successfully executed, the RequestedState property shall be set to the value of the RequestedState
- 433 parameter of the RequestStateChange() method. After the RequestStateChange() method has
- 434 successfully executed, the RequestedState and EnabledState properties shall have equal values with the
- 435 exception of the transitional requested state 11 (Reset). The value of the RequestedState property may
- 436 also change as a result of a request for a change to the processor's enabled state by a non-CIM437 implementation.

438 **7.6.3.1** RequestedState — 12 (Not Applicable) Value

- 439 When processor core state management is not supported, the value of the
- 440 CIM_ProcessorCore.RequestedState property shall be 12 (Not Applicable).

441 7.6.3.2 RequestedState — 5 (No Change) Value

- 442 When processor core state management is supported, the initial value of the
- 443 CIM_ProcessorCore.RequestedState property shall be 5 (No Change).

444 **7.6.4** Modeling the Current Enabled State of the Processor Core

- The current enabled state of the processor core is described by the
- 446 CIM_ProcessorCore.CoreEnabledState and CIM_ProcessorCore.EnabledState properties. Clauses
- 447 7.6.4.1 and 7.6.4.2 detail the requirements for implementing these two properties.

448 7.6.4.1 CIM_ProcessorCore.CoreEnabledState

Table 5 describes the mapping between the values of the CIM_ProcessorCore.CoreEnabledState

450 property and the corresponding description of the state of the processor core. The CoreEnabledState

451 property shall match the values that are specified in Table 5. When the RequestStateChange() method

452 executes but does not complete successfully, and the processor core is in an indeterminate state, the

453 CoreEnabledState property shall have a value of 0 (Unknown). The value of this property may also

454 change as a result of a change to the processor's enabled state by a non-CIM implementation.

455

Table 5 – CIM_ProcessorCore.CoreEnabledState Value Descriptions

Value	Description	Extended Description
0	Unknown	Processor core state is indeterminate, or the processor core state management is not supported.
2	Enabled	Processor core shall be enabled.
3	Disabled	Processor core shall be disabled.
4	Core Disabled User	Processor core shall be disabled through client configuration, which may occur through client invocation of RequestStateChange() or through a non-CIM implementation such as BIOS.
5	Core Disabled By Post Error	Processor core shall be disabled due to a POST error.

456 7.6.4.2 CIM_ProcessorCore.EnabledState

457 The CIM_ProcessorCore.EnabledState property shall be implemented in addition to the

CIM ProcessorCore.CoreEnabledState property. When the CoreEnabledState property value matches a 458

value in the "CoreEnabledState Value" column in Table 6, the EnabledState property shall have the value 459 that matches the value in the "EnabledState Value" column in the same row in the table.

460

CoreEnabledState Value	Description	EnabledState Value	Description
0	Unknown	0 or 5	Unknown or Not Applicable
2	Enabled	2	Enabled
3	Disabled	3	Disabled
4	Core Disabled User	3	Disabled
5	Core Disabled By Post Error	3	Disabled

Table 6 – Mapping for the CoreEnabledState Property and EnabledState Property Values

7.7 Modeling Individual Hardware Threads 462

463 Modeling the individual hardware threads is optional functionality. When hardware threads are modeled,

464 the implementation shall model processor cores as described in 7.6 and shall instantiate an instance of

465 CIM_HardwareThread to represent each hardware thread. All the requirements in this clause and its

subclauses are applicable when an implementation instantiates the CIM HardwareThread class. 466

467 The instance of CIM_HardwareThread shall be associated through an instance of

CIM ConcreteComponent to only one instance of CIM ProcessorCore that represents the processor core 468 469 that enables the hardware thread (Threading Processor Core).

470 For a given Host Processor, the number of instances of CIM HardwareThread that are associated with

Threading Processor Cores, which in turn are associated with the Host Processor, shall be equal to the 471

value of the NumberOfHardwareThreads property of the instance of CIM_ProcessorCapabilities that is 472

associated with the Host Processor. 473

474 7.7.1 Hardware Thread Capabilities

475 When the CIM EnabledLogicalElementCapabilities class is instantiated to represent the hardware thread

capabilities, the instance of CIM EnabledLogicalElementCapabilities shall be associated with the 476

- CIM HardwareThread instance through an instance of CIM ElementCapabilities and used for advertising 477 the capabilities of the CIM HardwareThread instance. 478
- At most one instance of CIM EnabledLogicalElementCapabilities shall be associated with a given 479 instance of CIM HardwareThread. 480

481 7.7.1.1 CIM EnabledLogicalElementCapabilities.RequestedStatesSupported

482 The RequestedStatesSupported property is an array that contains the supported requested states for the

- 483 instance of CIM_HardwareThread. This property shall be the super set of the values to be used as the
- RequestedState parameter in the RequestStateChange() method (see 8.3). The value of the 484
- 485 RequestedStatesSupported property shall be an empty array or contain any combination of the following values: 2 (Enabled), 3 (Disabled), or 11 (Reset). 486

487 **7.7.1.2 CIM_EnabledLogicalElementCapabilities.ElementNameEditSupported**

The ElementNameEditSupported property shall have a value of TRUE when the implementation supports client modification of the CIM_HardwareThread.ElementName property.

490 7.7.1.3 CIM_EnabledLogicalElementCapabilities.MaxElementNameLen

491 The MaxElementNameLen property shall be implemented when the ElementNameEditSupported 492 property has a value of TRUE.

493 **7.7.2 Hardware Thread State Management**

Hardware thread state management requires that the CIM_HardwareThread.RequestStateChange()
 method be supported (see 8.3) and the value of the CIM_HardwareThread.RequestedState property not
 match 12 (Not Applicable).

497 **7.7.2.1** Hardware Thread State Management Support

- 498 When no CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_HardwareThread 499 instance, hardware thread state management shall not be supported.
- 500 When a CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_HardwareThread 501 instance but the value of the CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported
- 502 property is an empty array, hardware thread state management shall not be supported.
- 503 When a CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_HardwareThread 504 instance and the value of the CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported
- 505 property is not an empty array, hardware thread state management shall be supported.

506 **7.7.3 CIM_HardwareThread.RequestedState**

- 507 The CIM_HardwareThread.RequestedState property shall have a value of 12 (Not Applicable) or 5 (No 508 Change), or a value contained in the
- 509 CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported property array of the associated
- 510 CIM_EnabledLogicalElementCapabilities instance (see 7.7.1.1).
- 511 When hardware thread state management is supported and the RequestStateChange() method is
- 512 successfully executed, the RequestedState property shall be set to the value of the RequestedState
- 513 parameter of the RequestStateChange() method. After the RequestStateChange() method has
- 514 successfully executed, the RequestedState and EnabledState properties shall have equal values with the
- 515 exception of the transitional requested state 11 (Reset). The value of the RequestedState property may
- also change as a result of a request for a change to the hardware thread's enabled state by a non-CIM implementation.

518 **7.7.3.1 RequestedState — 12 (Not Applicable) Value**

- 519 When hardware thread state management is not supported, the value of the
- 520 CIM_HardwareThread.RequestedState property shall be 12 (Not Applicable).

521 7.7.3.2 RequestedState — 5 (No Change) Value

- 522 When hardware thread state management is supported, the initial value of the
- 523 CIM_HardwareThread.RequestedState property shall be 5 (No Change).

524 7.7.4 CIM_HardwareThread.EnabledState

Table 7 describes the mapping between the values of the CIM_HardwareThread.EnabledState property and the corresponding description of the state of the hardware thread. The EnabledState property shall match the values that are specified in Table 7. When the RequestStateChange() method executes but does not complete successfully, and the hardware thread is in an indeterminate state, the EnabledState property shall have a value of 5 (Not Applicable). The value of this property may also change as a result of a change to the hardware thread's enabled state by a non-CIM implementation.

531

Table 7 – CIM_HardwareThread.EnabledState Value Descriptions

Value	Description	Extended Description	
2	Enabled	Hardware thread shall be enabled.	
3	Disabled	Hardware thread shall be disabled.	
5	Not Applicable	Hardware thread state is indeterminate, or hardware thread state management is not supported.	

532 **7.8 Modeling Cache Memory**

533 Modeling the cache memory of the processor is optional. The implementation may instantiate instances of 534 CIM_Memory to represent the cache memory. All the requirements in this clause and its subclauses are

applicable when an implementation instantiates the CIM_Memory class that represents cache memory.

A single instance of CIM_Memory shall exist for each discrete cache memory. When the cache memory is shared, the single instance of CIM_Memory shall be associated with multiple instances of CIM_Processor or CIM_ProcessorCore. When the cache memory is not shared, the instance of CIM_Memory shall be associated with exactly one instance of CIM_Processor or CIM_ProcessorCore.

540 When the optional behavior described in 7.6 is implemented, each instance of CIM_Memory that

541 represents the cache memory used by the processor core shall be associated with the instance of

542 CIM_ProcessorCore that represents the processor core through an instance of

543 CIM_AssociatedCacheMemory and shall not be associated with the Host Processor of the core.

544 When the optional behavior described in 7.6 is not implemented, each instance of CIM_Memory that

represents the cache memory used by the processor shall be associated through an instance of the

546 CIM_AssociatedCacheMemory to the instance of CIM_Processor.

547 **7.8.1 Cache Memory Capabilities**

548 When the CIM_EnabledLogicalElementCapabilities class is instantiated to represent the cache memory

549 capabilities, the instance of CIM_EnabledLogicalElementCapabilities shall be associated with the

550 CIM_Memory instance through an instance of CIM_ElementCapabilities and used for advertising the

- 551 capabilities of the CIM_Memory instance.
- 552 At most one instance of CIM_EnabledLogicalElementCapabilities shall be associated with a given 553 instance of CIM_Memory.

554 **7.8.1.1 CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported**

555 The RequestedStatesSupported property is an array that contains the supported requested states for the

- 556 instance of CIM_Memory. This property shall be the super set of the values to be used as the
- 557 RequestedState parameter in the RequestStateChange() method (see 8.4). The value of the

558 RequestedStatesSupported property shall be an empty array or contain any combination of the following 559 values: 2 (Enabled), 3 (Disabled), or 11 (Reset).

Version 1.0.1

560 **7.8.1.2 CIM_EnabledLogicalElementCapabilities.ElementNameEditSupported**

561 The ElementNameEditSupported property shall have a value of TRUE when the implementation supports 562 client modification of the CIM_Memory.ElementName property.

563 **7.8.1.3 CIM_EnabledLogicalElementCapabilities.MaxElementNameLen**

564 The MaxElementNameLen property shall be implemented when the ElementNameEditSupported 565 property has a value of TRUE.

566 **7.8.2 Cache Memory State Management**

567 Cache memory state management requires that the CIM_Memory.RequestStateChange() method be 568 supported (see 8.4) and the value of the CIM_Memory.RequestedState property not match 12 (Not 569 Applicable).

570 **7.8.2.1 Cache Memory State Management Support**

- 571 When no CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_Memory instance, 572 cache memory state management shall not be supported.
- 573 When a CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_Memory instance 574 but the value of the CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported property is an 575 empty array, cache memory state management shall not be supported.
- 576 When a CIM_EnabledLogicalElementCapabilities instance is associated with the CIM_Memory instance 577 and the value of the CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported property is not 578 an empty array, cache memory state management shall be supported.

579 **7.8.3 CIM_Memory.RequestedState**

- 580 The CIM_Memory.RequestedState property shall have a value of 12 (Not Applicable) or 5 (No Change), 581 or a value contained in the CIM_EnabledLogicalElementCapabilities.RequestedStatesSupported property
- 582 array of the associated CIM_EnabledLogicalElementCapabilities instance (see 7.8.1.1).
- 583 When cache memory state management is supported and the RequestStateChange() method is 584 successfully executed, the RequestedState property shall be set to the value of the RequestedState 585 parameter of the RequestStateChange() method. After the RequestStateChange() method has 586 successfully executed, the RequestedState and EnabledState properties shall have equal values with the 587 exception of the transitional requested state 11 (Reset). The value of the RequestedState property may 588 also change as a result of a request for a change to the cache memory's enabled state by a non-CIM 589 implementation.

590 **7.8.3.1** RequestedState — 12 (Not Applicable) Value

591 When cache memory state management is not supported, the value of the CIM_Memory.RequestedState 592 property shall be 12 (Not Applicable).

593 **7.8.3.2** RequestedState — 5 (No Change) Value

- 594 When cache memory state management is supported, the initial value of the
- 595 CIM_Memory.RequestedState property shall be 5 (No Change).

596 7.8.4 CIM Memory.EnabledState

597 Table 8 describes the mapping between the values of the CIM_Memory.EnabledState property and the corresponding description of the state of the cache memory. The EnabledState property shall match the 598 values that are specified in Table 8. When the RequestStateChange() method executes but does not 599 complete successfully, and the cache memory is in an indeterminate state, the EnabledState property 600 601 shall have value of 5 (Not Applicable). The value of this property may also change as a result of a change to the cache memory's enabled state by a non-CIM implementation. 602

603

Table 8 – CIM_Memory.EnabledState Value Descriptions

Value	Description	Extended Description	
2	Enabled	Cache memory shall be enabled.	
3	Disabled	Cache memory shall be disabled.	
5	Not Applicable	Cache memory state is indeterminate, or cache memory state management is not supported.	

7.9 Modeling Physical Aspects of Processor and Cache Memory 604

605 The *Physical Asset Profile* may be implemented to model the physical aspects of a processor, including the asset information of the processor or the internal or off-chip cache memory. 606

607 When the processor's or internal cache memory's physical aspects are represented, a CIM Chip instance 608 shall be instantiated and associated with the instance of CIM Processor or with any instances of

609 CIM Memory that represent the internal cache through instances of CIM Realizes.

When the off-chip cache memory is represented along with its physical aspects, a CIM PhysicalMemory 610 instance shall be instantiated and associated with the instance of CIM Memory through an instance of 611

612 CIM Realizes.

613 When processor cores or hardware threads for the processor are modeled with the physical aspects of the processor, the instances of CIM ProcessorCore and CIM HardwareThread shall not be associated 614 615 with the instance of CIM Chip that represents the physical aspects of the processor.

The configuration capacity of the managed system for processors may be modeled using the optional 616 617 behavior specified in the "Modeling Configuration Capacity" clause of the Physical Asset Profile.

Methods 8 618

619 This clause details the requirements for supporting intrinsic operations and extrinsic methods for the CIM elements defined by this profile. 620

8.1 CIM_Processor.RequestStateChange() 621

- 622 Invocation of the CIM Processor.RequestStateChange() method changes the element's state to the value that is specified in the RequestedState parameter. 623
- 624 Return code values for the RequestStateChange() method shall be as specified in Table 9. Parameters 625 of the RequestStateChange() method are specified in Table 10.
- 626 When processor state management is supported, the RequestStateChange() method shall be 627 implemented and shall not return a value of 1 (Not Supported) (see 7.3.1).
- 628 Invoking the CIM Processor.RequestStateChange() method multiple times could result in earlier requests being overwritten or lost. 629

630 No standard messages are defined for this method.

Table 9 – CIM_Processor.RequestStateChange() Method: Return Code Values

Value	Description
0	Request was successfully executed.
1	Method is not supported in the implementation.
2	Error occurred
4096	Job started

632

Table 10 – CIM_Processor.RequestStateChange() Method: Parameters

Qualifiers	Name	Туре	Description/Values
IN, REQ	RequestedState	uint16	Valid state values:
			2 (Enabled)
			3 (Disabled)
			11 (Reset)
OUT	Job	CIM_ConcreteJob REF	Returned if job started
IN, REQ	TimeoutPeriod	datetime	Client-specified maximum amount of time the transition to a new state is supposed to take:
			0 or NULL – No time requirements
			<interval> – Maximum time allowed</interval>

633 8.2 CIM_ProcessorCore.RequestStateChange()

- 634 Invocation of the CIM_ProcessorCore.RequestStateChange() method changes the element's state to the 635 value that is specified in the RequestedState parameter.
- Return code values for the RequestStateChange() method shall be as specified in Table 11. Parametersof the RequestStateChange() method are specified in Table 12.
- 638 When processor core state management is supported, the RequestStateChange() method shall be 639 implemented and shall not return a value of 1 (Not Supported) (see 7.6.2.1).
- 640 Invoking the CIM_ProcessorCore.RequestStateChange() method multiple times could result in earlier 641 requests being overwritten or lost.
- 642 No standard messages are defined for this method.

643

Table 11 – CIM_ProcessorCore.RequestStateChange() Method: Return Code Values

Value	Description
0	Request was successfully executed.
1	Method is not supported in the implementation.
2	Error occurred
4096	Job started

Qualifiers	Name	Туре	Description/Values
IN, REQ	RequestedState	uint16	Valid state values:
			2 (Enabled)
			3 (Disabled)
			11 (Reset)
OUT	Job	CIM_ConcreteJob REF	Returned if job started
IN, REQ	TimeoutPeriod	datetime	Client-specified maximum amount of time the transition to a new state is supposed to take:
			0 or NULL – No time requirements
			<interval> – Maximum time allowed</interval>

Table 12 – CIM_ProcessorCore.RequestStateChange() Method: Parameters

645 8.3 CIM_HardwareThread.RequestStateChange()

- 646 Invocation of the CIM_HardwareThread.RequestStateChange() method changes the element's state to 647 the value that is specified in the RequestedState parameter.
- 648 Return code values for the RequestStateChange() method shall be as specified in Table 13. Parameters 649 of the RequestStateChange() method are specified in Table 14.
- 650 When hardware thread state management is supported, the RequestStateChange() method shall be 651 implemented and shall not return a value of 1 (Not Supported) (see 7.7.2.1).
- 652 Invoking the CIM_HardwareThread.RequestStateChange() method multiple times could result in earlier 653 requests being overwritten or lost.
- No standard messages are defined for this method.

655

Table 13 – CIM_HardwareThread.RequestStateChange() Method: Return Code Values

Value	Description	
0	Request was successfully executed.	
1	Method is not supported in the implementation.	
2	Error occurred	
4096	Job started	

656

Table 14 – CIM_HardwareThread.RequestStateChange() Method: Parameters

Qualifiers	Name	Туре	Description/Values
IN, REQ	RequestedState	uint16	Valid state values:
			2 (Enabled)
			3 (Disabled)
			11 (Reset)
OUT	Job	CIM_ConcreteJob REF	Returned if job started
IN, REQ	TimeoutPeriod	datetime	Client-specified maximum amount of time the transition to a new state is supposed to take:
			0 or NULL – No time requirements
			<interval> – Maximum time allowed</interval>

657 8.4 CIM_Memory.RequestStateChange()

- Invocation of the CIM_Memory.RequestStateChange() method changes the element's state to the value
 that is specified in the RequestedState parameter.
- 660 Return code values for the RequestStateChange() method shall be as specified in Table 15. Parameters 661 of the RequestStateChange() method are specified in Table 16.
- 662 When memory state management is supported, the RequestStateChange() method shall be implemented 663 and shall not return a value of 1 (Not Supported) (see 7.8.2.1).
- 664 Invoking the CIM_Memory.RequestStateChange() method multiple times could result in earlier requests 665 being overwritten or lost.
- 666 No standard messages are defined for this method.
- 667

Table 15 – CIM_Memory.RequestStateChange() Method: Return Code Values

Value	Description
0	Request was successfully executed.
1	Method is not supported in the implementation.
2	Error occurred
4096	Job started

668

Table 16 – CIM_Memory.RequestStateChange() Method: Parameters

Qualifiers	Name	Туре	Description/Values
IN, REQ	RequestedState	uint16	Valid state values:
			2 (Enabled)
			3 (Disabled)
			11 (Reset)
OUT	Job	CIM_ConcreteJob REF	Returned if job started
IN, REQ	TimeoutPeriod	datetime	Client-specified maximum amount of time the transition to a new state is supposed to take:
			0 or NULL – No time requirements
			<interval> - Maximum time allowed</interval>

669 8.5 Profile Conventions for Operations

- 670 This profile specification defines operations in terms of <u>DSP0200</u>.
- For each profile class (including associations), the implementation requirements for operations, including those in the following default list, are specified in class-specific subclauses of this clause.
- 673 The default list of operations is as follows:
- Associators()
- AssociatorNames()
- EnumerateInstances()

- EnumerateInstanceNames()
- GetInstance()
- References()
- ReferenceNames()

681 **8.6 CIM_AssociatedCacheMemory**

Table 17 lists implementation requirements for operations. If implemented, these operations shall be
 implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 17, all operations
 in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

685 NOTE: Related profiles may define additional requirements on operations for the profile class.

686

Table 17 – Operations: CIM_AssociatedCacheMemory

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

687 **8.7** CIM_ConcreteComponent — References CIM_HardwareThread and 688 CIM_Processor

Table 18 lists implementation requirements for operations. If implemented, these operations shall be implemented as defined in DSP0200. In addition, and unless otherwise stated in Table 18, all operations

691 in the default list in 8.5 shall be implemented as defined in DSP0200.

692 NOTE: Related profiles may define additional requirements on operations for the profile class.

693

Table 18 – Operations: CIM_ConcreteComponent

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

6948.8CIM_ConcreteComponent — References CIM_ProcessorCore and695CIM_Processor

- Table 19 lists implementation requirements for operations. If implemented, these operations shall be
- 697 implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 19, all operations
 698 in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.
- 699 NOTE: Related profiles may define additional requirements on operations for the profile class.

Table 19 – Operations: CIM_ConcreteComponent

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

7018.9CIM_ElementCapabilities — References CIM_HardwareThread and702CIM EnabledLogicalElementCapabilities

Table 20 lists implementation requirements for operations. If implemented, these operations shall be
 implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 20, all operations

in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

706 NOTE: Related profiles may define additional requirements on operations for the profile class.

707

Table 20 – Operations: CIM_ElementCapabilities

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

7088.10 CIM_ElementCapabilities — References CIM_Memory and709CIM_EnabledLogicalElementCapabilities

710 Table 21 lists implementation requirements for operations. If implemented, these operations shall be

implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 21, all operations

in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

713 NOTE: Related profiles may define additional requirements on operations for the profile class.

714

Table 21 – Operations: CIM_ElementCapabilities

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

7158.11 CIM_ElementCapabilities — References CIM_Processor and716CIM_ProcessorCapabilities

717 Table 22 lists implementation requirements for operations. If implemented, these operations shall be

implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 22, all operations
 in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

720 NOTE: Related profiles may define additional requirements on operations for the profile class.

Table 22 – Operations: CIM_Ele	ementCapabilities
--------------------------------	-------------------

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

8.12 CIM_ElementCapabilities — References CIM_ProcessorCore and CIM_EnabledLogicalElementCapabilities

Table 23 lists implementation requirements for operations. If implemented, these operations shall be
 implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 23, all operations
 in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

727 NOTE: Related profiles may define additional requirements on operations for the profile class.

728

Table 23 – Operations: CIM_ElementCapabilities

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

729 8.13 CIM_EnabledLogicalElementCapabilities

- All operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.
- 731 NOTE: Related profiles may define additional requirements on operations for the profile class.

732 8.14 CIM_HardwareThread

Table 24 lists implementation requirements for operations. If implemented, these operations shall be

implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 24, all operations
 in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

736 NOTE: Related profiles may define additional requirements on operations for the profile class.

737

Table 24 – Operations: CIM_HardwareThread

Operation	Requirement	Messages
ModifyInstance	Optional. See 8.14.1.	None

738 8.14.1 CIM_HardwareThread — ModifyInstance

- This clause details the requirements for the ModifyInstance operation applied to an instance of
- 740 CIM_HardwareThread. The ModifyInstance operation may be supported.
- 741 The ModifyInstance operation shall be supported and the CIM_HardwareThread.ElementName property
- shall be modifiable when the ElementNameEditSupported property of the
- 743 CIM_EnabledLogicalElementCapabilities instance that is associated with the CIM_HardwareThread
- instance has a value of TRUE. See 7.7.1.2.

745 8.15 CIM_Memory

Table 25 lists implementation requirements for operations. If implemented, these operations shall be

implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 25, all operations
 in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.

- 749 NOTE: Related profiles may define additional requirements on operations for the profile class.
- 750

Table 25 – Operations: CIM_Memory

Operation	Requirement	Messages
ModifyInstance	Optional. See 8.15.1.	None

751 **8.15.1 CIM_Memory — ModifyInstance**

- 752 This clause details the requirements for the ModifyInstance operation applied to an instance of
- 753 CIM_Memory. The ModifyInstance operation may be supported.
- The ModifyInstance operation shall be supported and the CIM_Memory.ElementName property shall be
- 755 modifiable when the ElementNameEditSupported property of the
- CIM_EnabledLogicalElementCapabilities instance that is associated with the CIM_Memory instance hasa value of TRUE. See clause 7.8.1.2.

758 8.16 CIM_Processor

- Table 26 lists implementation requirements for operations. If implemented, these operations shall be
- implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 26, all operations
 in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.
- 762 NOTE: Related profiles may define additional requirements on operations for the profile class.
- 763

Table 26 – Operations: CIM_Processor

Operation	Requirement	Messages
ModifyInstance	Optional. See 8.16.1.	None

764 **8.16.1 CIM_Processor — ModifyInstance**

- This clause details the requirements for the ModifyInstance operation applied to an instance of CIM_Processor. The ModifyInstance operation may be supported.
- 767 The ModifyInstance operation shall be supported and the CIM_Processor.ElementName property shall be 768 modifiable when the ElementNameEditSupported property of the
- 769 CIM_EnabledLogicalElementCapabilities instance that is associated with the CIM_Processor instance 770 has a value of TRUE. See 7.2.4.

771 8.17 CIM_ProcessorCapabilities

- All operations in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.
- NOTE: Related profiles may define additional requirements on operations for the profile class.

774 8.18 CIM_ProcessorCore

- Table 27 lists implementation requirements for operations. If implemented, these operations shall be
- implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 27, all operations
 in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.
- 778 NOTE: Related profiles may define additional requirements on operations for the profile class.
- 779

Table 27 – Operations: CIM_ProcessorCore

Operation	Requirement	Messages
ModifyInstance	Optional. See 8.18.1.	None

780 **8.18.1 CIM_ProcessorCore — ModifyInstance**

- 781 This clause details the requirements for the ModifyInstance operation applied to an instance of
- 782 CIM_ProcessorCore. The ModifyInstance operation may be supported.
- 783 The ModifyInstance operation shall be supported and the CIM_ProcessorCore.ElementName property
- shall be modifiable when the ElementNameEditSupported property of the
- 785 CIM_EnabledLogicalElementCapabilities instance that is associated with the CIM_ProcessorCore
- instance has a value of TRUE. See 7.6.1.2.

787 8.19 CIM_SystemDevice

788 Table 28 lists implementation requirements for operations. If implemented, these operations shall be

implemented as defined in <u>DSP0200</u>. In addition, and unless otherwise stated in Table 28, all operations

- in the default list in 8.5 shall be implemented as defined in <u>DSP0200</u>.
- 791 NOTE: Related profiles may define additional requirements on operations for the profile class.
- 792

Table 28 – Operations: CIM_SystemDevice

Operation	Requirement	Messages
Associators	Unspecified	None
AssociatorNames	Unspecified	None
References	Unspecified	None
ReferenceNames	Unspecified	None

793 9 Use Cases

This clause contains object diagrams and use cases for the CPU Profile.

795 9.1 Object Diagrams

Figure 2 represents a possible instantiation of the *CPU Profile*. In this instantiation, cpu1 belongs to system1. The capabilities of cpu1 are represented with capabilities1. cpu1 has cache memory represented by memory1. The *CPU Profile* implementation and versioning information is advertised through profile2.




Figure 2 – Registered Profile

800

DSP1022

Figure 3 represents a possible instantiation of the *CPU Profile* representing a dual core processor, cpu1.

The individual cores and hardware threads of cpu1 are not represented, but capabilities1 advertises that cpu1 is a dual core processor capable of two hardware threads, one thread per each core. If system1

supports <u>SMBIOS Reference Specification</u> 2.6 or later, the value of the NumberOfProcessorCores


property will be equal to the SMBIOS Processor Information structure's Core Count structure value, and

the value of the NumberOfHardwareThreads property will be equal to the SMBIOS Processor Information

808 structure's Thread Count structure value. memory1 and memory2 are the cache memories of cpu1.

809 Memory1 represents the level 1 cache, and memory2 is the level 2 cache, as denoted by the instances of

- 810 CIM_AssociatedCacheMemory that associate memory1 and memory2 with cpu1. The physical aspects of
- cpu1 are represented by chip1, associated to cpu1 through an instance of CIM_Realizes.




813

812


Figure 3 – Multi-Core CPU

CPU Profile

- Figure 4 represents a possible instantiation of the *CPU Profile* representing a dual core processor, cpu1.
- Each of the processor cores is represented by an instance of CIM_ProcessorCore: core1 and core2,
- 816 associated to the Host Processor, cpu1, through instances of CIM_ConcreteComponent. Each of the
- 817 cores has one hardware thread, represented by thread1 and thread2, associated with it through instances 818 of CIM ConcreteComponent. The cache memories, memory1 and memory2, are associated to the
- 819 processor cores that use them. Based on the capabilities of core1 and core2, represented by
- capabilities2, both processor cores can be enabled or disabled using the RequestStateChange() method.
- Figure 5 shows the same instantiation of *CPU Profile* after the RequestStateChange() method on core2
- 822 has successfully executed.



- Figure 5 represents a possible instantiation of the *CPU Profile* in which one of the cores of a dual core
- processor, cpu1, has been disabled by the user using the RequestStateChange() method. core2's
- EnabledState property has value of 3 (Disabled) and the CoreEnabledState property has value 4 (Core
- 828 Disabled by User).



830

Figure 5 – Multi-core CPU with a Disabled Core

- Figure 6 represents a possible instantiation of the *CPU Profile* representing a single core processor with multiple threads. thread1 and thread2 represent the hardware threads that exist on core1 and are associated to core1 through an instance of CIM_ConcreteComponent. cpu1 advertises the capabilities of multiple hardware threads through the capabilities1 NumberOfProcessorThreads property. The cache
- memory, memory1, is associated to core1, which is using the cache memory.

836 EXPERIMENTAL

The load percentage calculation is implementation specific; the LoadPercentage property value for core1 is calculated by taking the average of the values of the LoadPercentage property of thread1 and thread2.

839 EXPERIMENTAL







Figure 6 – Single Core, Multi-Hardware Thread CPU

- Figure 7 represents another instantiation of the *CPU Profile*. In this case, cpu1's cache memory,
- 843 memory1, has a separate package represented by pmem1 and associated to memory1 through an
- instance of CIM_Realizes. The existence of pmem1 associated with the cpu1's cache memory indicates
- 845 that the processor uses off-chip cache memory.



847

Figure 7 – Processor with Off-Chip Cache

9.2 Change the Enabled State of the Memory to the Desired State

- A client can change the enabled state of the memory as follows:
- 1) Select the instance of CIM_Memory.
- 851 2) Select the associated instance of CIM_EnabledLogicalElementCapabilities and verify whether
 852 the RequestedStatesSupported property contains the desired state.

- 853 3) If the RequestedStatesSupported property contains the desired state, select the instance of
 854 CIM_Memory and execute the RequestStateChange() method with the desired state as a
 855 RequestedState parameter.
- After the successful execution of the method, the EnabledState property of the instance of CIM_Memory will have the value of the desired state.

9.3 Change the Enabled State of the CPU to the Desired State

- A client can change the enabled state of the CPU as follows:
- 1) Select the instance of CIM_Processor.
- Select the associated instance of CIM_ProcessorCapabilities and verify whether the
 RequestedStatesSupported property contains the desired state.
- 863 3) If the RequestedStatesSupported property contains the desired state, select the instance of
 864 CIM_Processor and execute the RequestStateChange() method with the desired state as a
 865 RequestedState parameter.
- After the successful execution of the method, the EnabledState property of the instance of CIM_Processor will have the value of the desired state.

9.4 Change the Enabled State of the CPU's Core to the Desired State

- A client can change the enabled state of the CPU's core as follows:
- 1) Select the instance of CIM_ProcessorCore.
- 871 2) Select the associated instance of CIM_EnabledLogicalElementCapabilities and verify whether
 872 the RequestedStatesSupported property contains the desired state.
- 873 3) If the RequestedStatesSupported property contains the desired state, select the instance of
 874 CIM_ProcessorCore and execute the RequestStateChange() method with the desired state as
 875 a RequestedState parameter.
- 876 After the successful execution of the method, the EnabledState property of the instance of
- 877 CIM_ProcessorCore will have the value of the desired state.

878 9.5 Change the Enabled State of the CPU's Hardware Thread to the Desired 879 State

- A client can change the enabled state of the CPU's hardware thread as follows:
- 1) Select the instance of CIM_HardwareThread.
- Select the associated instance of CIM_EnabledLogicalElementCapabilities and verify whether
 the RequestedStatesSupported property contains the desired state.
- 884 3) If the RequestedStatesSupported property contains the desired state, select the instance of
 885 CIM_ProcessorThread and execute the RequestStateChange() method with the desired state
 886 as a RequestedState parameter.
- 887 After the successful execution of the method, the EnabledState property of the instance of
- 888 CIM_HardwareThread will have the value of the desired state.

889 9.6 Retrieve All the Processor Cores for the CPU

A client can retrieve all of the processor cores for the CPU by selecting all the CIM_ProcessorCore

instances that are associated with the given instance of CIM_Processor through instances of
 CIM_Component.

93 9.7 Retrieve All the Hardware Threads for the CPU

- A client can retrieve all of the hardware threads for the CPU as follows:
- 895 1) Select all the CIM_ProcessorCore instances that are associated with the given instance of
 896 CIM_Processor through instances of CIM_Component.
- 897 2) For each instance of CIM_ProcessorCore, select the instances of CIM_HardwareThread that are associated through instances of CIM_Component.

9.8 Retrieve CPU's Cache Memory Information for the CPU

- 900 A client can retrieve the CPU's cache memory information as follows:
- 9011)Select all the instances of CIM_ProcessorCore that are associated with the given instance of
CIM_Processor through instances of CIM_Component.
- 9032)If no instance of CIM_ProcessorCore exists, select the instances of904CIM_AssociatedCacheMemory that reference the given instance of CIM_Processor, as well as905all the instances of CIM_Memory that are associated with the given instance of CIM_Processor906through instances of CIM_AssociatedCacheMemory.
- 907 3) Otherwise, for each instance of CIM_ProcessorCore, select the instances of
 908 CIM_AssociatedCacheMemory that reference the instance of CIM_ProcessorCore, as well as
 909 all the instances of CIM_Memory that are associated with the instance of CIM_ProcessorCore
 910 through instances of CIM_AssociatedCacheMemory.

911 **10 CIM Elements**

Table 29 shows the instances of CIM Elements for this profile. Instances of the CIM Elements shall be

- 913 implemented as described in Table 29. Clauses 7 ("Implementation") and 8 ("Methods") may impose
 914 additional requirements on these elements.
- 915

Table 29 – CIM Elements: CPU Profile

Element Name	Requirement	Description
Classes		
CIM_AssociatedCacheMemory	Optional	See 10.1 and 7.8.
CIM_ConcreteComponent (references CIM_HardwareThread and CIM_ProcessorCore)	Optional	See 10.2.
CIM_ConcreteComponent (references CIM_ProcessorCore and CIM_Processor)	Optional	See 10.3.
CIM_ElementCapabilities (references CIM_HardwareThread and CIM_EnabledLogicalElementCapabilities)	Optional	See 10.4.

Element Name	Requirement	Description
CIM_ElementCapabilities (references CIM_Memory and CIM_EnabledLogicalElementCapabilities)	Optional	See 10.5.
CIM_ElementCapabilities (references CIM_Processor and CIM_ProcessorCapabilities)	Optional	See 10.6.
CIM_ElementCapabilities (references CIM_ProcessorCore and CIM_EnabledLogicalElementCapabilities)	Optional	See 10.7.
CIM_EnabledLogicalElementCapabilities	Optional	See 7.6.1, 7.7.1, 7.8.1, and 10.7.
CIM_HardwareThread	Optional	See 10.9.
CIM_Memory	Optional	See 10.10 and 7.8.
CIM_Processor	Mandatory	See 7.1 and 10.11.
CIM_ProcessorCapabilities	Optional	See 7.2 and 10.12.
CIM_ProcessorCore	Optional	See 10.13.
CIM_RegisteredProfile	Mandatory	See 10.14.
CIM_SystemDevice	Mandatory	See 10.15.
Indications		
None defined in this profile		

916 **10.1 CIM_AssociatedCacheMemory**

917 CIM_AssociatedCacheMemory associates an instance of CIM_Processor or CIM_ProcessorCore with an

918 instance of CIM_Memory that represents the cache memory of the processor. Table 30 contains the

919 requirements for elements of this class.

Table 30 – Class: CIM_A	AssociatedCacheMemory
-------------------------	-----------------------

Elements	Requirement	Notes
Antecedent	Mandatory	Key: This property shall reference the instance of CIM_Memory that represents the cache memory.
Dependent	Mandatory	Key: This property shall reference the instance of CIM_Processor or CIM_ProcessorCore. See 7.8 for more details.
Level	Mandatory	None
WritePolicy	Mandatory	None
CacheType	Mandatory	None
ReadPolicy	Mandatory	None
Associativity	Mandatory	None
OtherLevelDescription	Conditional	This property shall be implemented when the Level property has a value of 1 (Other).
OtherWritePolicyDescription	Conditional	This property shall be implemented when the WritePolicy property has a value of 1 (Other).
OtherCacheTypeDescription	Conditional	This property shall be implemented when the CacheType property has a value of 1 (Other).

10.2 CIM_ConcreteComponent — References CIM_HardwareThread and CIM_ProcessorCore

923 CIM_ConcreteComponent associates an instance of CIM_ProcessorCore (the Threading Processor Core)
 924 with an instance CIM_HardwareThread that represents a hardware thread. CIM_ConcreteComponent
 925 shall be instantiated when the Threading Processor Core and the instance of CIM_HardwareThread are
 926 instantiated. Table 31 contains the requirements for elements of this class.

Table 31 – Class: CIM_ConcreteComponent — References CIM_HardwareThread and CIM_ProcessorCore

Elements	Requirement	Notes
GroupComponent	Mandatory	Key: This property shall reference the Threading Processor Core.
PartComponent	Mandatory	Key: This property shall reference the CIM_HardwareThread that represents the hardware thread.

⁹²⁷ 928

10.3 CIM_ConcreteComponent — References CIM_ProcessorCore and 929 **CIM Processor** 930

931 CIM_ConcreteComponent associates an instance of CIM_Processor (the Host Processor) with an

932 instance CIM ProcessorCore that represents a processor core. CIM ConcreteComponent shall be 933 instantiated when the Host Processor and the instance of CIM ProcessorCore are instantiated. Table 32

934 contains the requirements for elements of this class.

935 936

Table 32 – Class: CIM ConcreteComponent — References CIM ProcessorCore and **CIM Processor**

Elements	Requirement	Notes
GroupComponent	Mandatory	Key: This property shall reference the Host Processor.
PartComponent	Mandatory	Key: This property shall reference the CIM_ProcessorCore that represents the hosted processor cores.

10.4 CIM ElementCapabilities — References CIM HardwareThread and 937 CIM_EnabledLogicalElementCapabilities 938

CIM ElementCapabilities associates an instance of CIM HardwareThread with the instance of 939

- CIM_EnabledLogicalElementCapabilities that describes the capabilities of the instance of 940
- CIM HardwareThread. 941

942 CIM_ElementCapabilities is mandatory when the instance of CIM_HardwareThread and the instance of

943 CIM_EnabledLogicalElementCapabilities that describes the capabilities of the instance of

CIM HardwareThread exist. Table 33 contains the requirements for elements of this class. 944

945 946

Table 33 – Class: CIM ElementCapabilities — References CIM HardwareThread and CIM EnabledLogicalElementCapabilities

Elements	Requirement	Notes
ManagedElement	Mandatory	Key: This property shall reference the instance of CIM_HardwareThread.
Capabilities	Mandatory	Key: This property shall reference the instance of CIM_EnabledLogicalElementCapabilities.

10.5 CIM_ElementCapabilities — References CIM_Memory and 947 **CIM EnabledLogicalElementCapabilities** 948

CIM ElementCapabilities associates an instance of CIM Memory with the instance of 949

CIM_EnabledLogicalElementCapabilities that describes the capabilities of the instance of CIM_Memory. 950

951 CIM ElementCapabilities is mandatory when the instance of CIM Memory and the instance of

952 CIM EnabledLogicalElementCapabilities that describes the capabilities of the instance of CIM Memory

953 exist. Table 34 contains the requirements for elements of this class.

Table 34 – Class: CIM_ElementCapabilities — References CIM_Memo	ry and
CIM_EnabledLogicalElementCapabilities	-

Elements	Requirement	Notes
ManagedElement	Mandatory	Key: This property shall reference the instance of CIM_Memory.
Capabilities	Mandatory	Key: This property shall reference the instance of CIM_EnabledLogicalElementCapabilities.

10.6 CIM_ElementCapabilities — References CIM_Processor and 057 CIM_ProcessorCapabilities

- 958 CIM_ElementCapabilities associates an instance of CIM_Processor with the instance of
- 959 CIM_ProcessorCapabilities that describes the capabilities of the instance of CIM_Processor.
- 960 CIM_ElementCapabilities is mandatory when the instance of CIM_Processor and the instance of
- 961 CIM_ProcessorCapabilities exist. Table 35 contains the requirements for elements of this class.
- 962 963

 Table 35 – Class: CIM_ElementCapabilities — References CIM_Processor and

 CIM_ProcessorCapabilities

Elements	Requirement	Notes
ManagedElement	Mandatory	Key: This property shall reference the instance of CIM_Processor.
Capabilities	Mandatory	Key: This property shall reference the instance of CIM_ProcessorCapabilities.

10.7 CIM_ElementCapabilities — References CIM_ProcessorCore and CIM_EnabledLogicalElementCapabilities

966 CIM_ElementCapabilities associates an instance of CIM_ProcessorCore with the instance of

967 CIM_EnabledLogicalElementCapabilities that describes the capabilities of the instance of

968 CIM_ProcessorCore.

969 CIM_ElementCapabilities is mandatory when the instance of CIM_ProcessorCore and the instance of

970 CIM_EnabledLogicalElementCapabilities that describes the capabilities of the instance of

971 CIM_ProcessorCore exist. Table 36 contains the requirements for elements of this class.

972 973

Table 36 – Class: CIM_ElementCapabilities — References CIM_ProcessorCore and CIM_EnabledLogicalElementCapabilities

Elements	Requirement	Notes
ManagedElement	Mandatory	Key: This property shall reference the instance of CIM_ProcessorCore.
Capabilities	Mandatory	Key: This property shall reference the instance of CIM_EnabledLogicalElementCapabilities.

974 10.8 CIM_EnabledLogicalElementCapabilities

975 CIM_EnabledLogicalElementCapabilities represents the capabilities of the memory, the processor core,

976 or the hardware thread. Table 37 contains the requirements for elements of this class.

Table 37 – Class: CIM_EnabledLogicalElementCapabilities

Elements	Requirement	Notes
InstanceID	Mandatory	Кеу
RequestedStatesSupported	Mandatory	See 7.6.1.1, 7.7.1.1, and 7.8.1.1.
ElementNameEditSupported	Mandatory	See 7.6.1.2, 7.7.1.2, and 7.8.1.1.
MaxElementNameLen	Conditional	See 7.6.1.3, 7.7.1.3, and 7.8.1.3.

978 **10.9 CIM_HardwareThread**

- 979 CIM_HardwareThread represents the hardware thread of the processor. Table 38 contains the
- 980 requirements for elements of this class.

981

977

Elements	Requirement	Notes
InstanceID	Mandatory	Кеу
LoadPercentage	Optional	EXPERIMENTAL
EnabledState	Mandatory	See 7.7.4.
RequestedState	Mandatory	See 7.7.3.
OperationalStatus	Mandatory	None
HealthState	Mandatory	None
ElementName	Mandatory	The property shall match the pattern ".*".
RequestStateChange()	Conditional	See 8.3.

Table 38 – Class: CIM_HardwareThread

982 **10.10 CIM_Memory**

983 CIM_Memory represents the CPU's cache memory. Table 39 contains the requirements for elements of 984 this class.

985

Table 39 – Class: CIM_Memory

Elements	Requirement	Notes
SystemCreationClassName	Mandatory	Кеу
CreationClassName	Mandatory	Кеу
SystemName	Mandatory	Кеу
DeviceID	Mandatory	Кеу
BlockSize	Mandatory	None
NumberOfBlocks	Mandatory	None
EnabledState	Mandatory	See 7.8.4.
RequestedState	Mandatory	See 7.8.3.
HealthState	Mandatory	None
OperationalStatus	Mandatory	None

DSP1022

Elements	Requirement	Notes
ElementName	Mandatory	The property shall match the pattern ".*".
RequestStateChange()	Conditional	See 8.4.

986 **10.11 CIM_Processor**

987 CIM_Processor represents the processor or CPU. Table 40 contains the requirements for elements of this 988 class.

989

Table 40 – Class: CIM_Processor

Elements	Requirement	Notes
SystemCreationClassName	Mandatory	Кеу
SystemName	Mandatory	Кеу
CreationClassName	Mandatory	Кеу
DeviceID	Mandatory	Кеу
Family	Mandatory	None
CurrentClockSpeed	Mandatory	When the EnabledState property has a value of 2 (Enabled), a value of 0 shall indicate that the property value is unknown. When the EnabledState property has a value of 3 (Disabled), this property shall have no meaning.
MaxClockSpeed	Mandatory	When the EnabledState property has a value of 2 (Enabled), a value of 0 shall indicate that the property value is unknown. When the EnabledState property has a value of 3 (Disabled), this property shall have no meaning.
ExternalBusClockSpeed	Mandatory	When the EnabledState property has a value of 2 (Enabled), a value of 0 shall indicate that the property value is unknown. When the EnabledState property has a value of 3 (Disabled), this property shall have no meaning.
CPUStatus	Mandatory	See 7.5.1.
LoadPercentage	Optional	None
EnabledState	Mandatory	See 7.5.2.
RequestedState	Mandatory	See 7.4.
OperationalStatus	Mandatory	None
HealthState	Mandatory	None
ElementName	Mandatory	The property shall match the pattern ".*".
OtherFamilyDescription	Conditional	This property shall be implemented if the Family property contains the value "Other".
RequestStateChange()	Conditional	See 8.1.

990 **10.12 CIM_ProcessorCapabilities**

- 991 CIM_ProcessorCapabilities represents the capabilities of the processor. Table 41 contains the 992 requirements for elements of this class.
- 992 requirements for elements of this clas
- 993

Table 41 – Class: CIM_ProcessorCapabilities

Elements	Requirement	Notes
InstanceID	Mandatory	Кеу
NumberOfProcessorCores	Mandatory	A value of 0 shall mean "Unknown".
NumberOfHardwareThreads	Mandatory	A value of 0 shall mean "Unknown".
RequestedStatesSupported	Mandatory	See 7.2.2.
ElementNameEditSupported	Mandatory	See 7.2.4.
MaxElementNameLen	Conditional	See 7.2.5.

994 10.13 CIM_ProcessorCore

995 CIM_ProcessorCore represents the core of the processor. Table 42 contains the requirements for

996 elements of this class.

997

Table 42 – Class: CIM_ProcessorCore

Elements	Requirement	Notes
InstanceID	Mandatory	Кеу
CoreEnabledState	Mandatory	See 7.6.4.1.
LoadPercentage	Optional	EXPERIMENTAL
EnabledState	Mandatory	See 7.6.4.2.
RequestedState	Mandatory	See 7.6.3.
OperationalStatus	Mandatory	None
HealthState	Mandatory	None
ElementName	Mandatory	The property shall match the pattern ".*".
RequestStateChange()	Conditional	See 8.2.

998 **10.14 CIM_RegisteredProfile**

999 The CIM_RegisteredProfile class is defined by the *Profile Registration Profile*. The requirements denoted

1000 in Table 43 are in addition to those mandated by the *Profile Registration Profile*.

1001

Table 43 – Class: CIM_RegisteredProfile

Elements	Requirement	Notes
RegisteredName	Mandatory	This property shall have a value of "CPU".
RegisteredVersion	Mandatory	This property shall have a value of "1.0.1".
RegisteredOrganization	Mandatory	This property shall have a value of 2 (DMTF).

1002 NOTE: Previous versions of this document included the suffix "Profile" for the RegisteredName value. If

1003 implementations querying for the RegisteredName value find the suffix "Profile", they should ignore the suffix, with

any surrounding white spaces, before any comparison is done with the value as specified in this document.

1005 **10.15 CIM_SystemDevice**

CIM_SystemDevice associates an instance of CIM_Processor with the instance of CIM_ComputerSystem
 of which the CIM_Processor instance is a member. Table 44 contains the requirements for elements of
 this class.

1009

Table 44 – Class: CIM_SystemDevice

Elements	Requirement	Notes
GroupComponent	Mandatory	Key: This property shall reference the instance of CIM_ComputerSystem of which the instance of CIM_Processor is a member.
PartComponent	Mandatory	Key: This property shall reference the instance of CIM_Processor.

- 1011ANNEX A1012(informative)
- 1012
- 1013
- 1014

Change Log

Version	Date	Description
1.0.0c	2006-07-02	Preliminary Version of the Profile
1.0.0	2008-10-31	Final Version of the Profile
1.0.1	2010-04-22	Released as DMTF Standard — Changed ExternalClockSpeed to ExternalBusClockSpeed in use cases to be in sync with the MOF

1015