



1
2
3
4

Document Number: DSP0256

Date: 2010-07-21

Version: 1.0.0

5 **Management Component Transport Protocol**
6 **(MCTP) Host Interface Specification**

7
8
9
10
11

Document Type: Specification

Document Status: DMTF Standard

Document Language: en-US

12 Copyright Notice

13 Copyright © 2010 Distributed Management Task Force, Inc. (DMTF). All rights reserved.

14 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
15 management and interoperability. Members and non-members may reproduce DMTF specifications and
16 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to
17 time, the particular version and release date should always be noted.

18 Implementation of certain elements of this standard or proposed standard may be subject to third party
19 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations
20 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose,
21 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or
22 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to
23 any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize,
24 disclose, or identify any such third party patent rights, or for such party's reliance on the standard or
25 incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any
26 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent
27 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is
28 withdrawn or modified after publication, and shall be indemnified and held harmless by any party
29 implementing the standard from any and all claims of infringement by a patent owner for such
30 implementations.

31 For information about patents held by third-parties which have notified the DMTF that, in their opinion,
32 such patent may relate to or impact implementations of DMTF standards, visit
33 <http://www.dmtf.org/about/policies/disclosures.php>.

34 I²C is a trademark of Philips Semiconductors.

35 PCI-SIG, PCIe, and the PCI HOT PLUG design mark are registered trademarks or service marks of PCI-
36 SIG.

37 All other marks and brands are the property of their respective owners.

38

39

CONTENTS

40	Forward	5
41	Introduction	6
42	1 Scope	7
43	2 Normative References.....	7
44	3 Terms and Definitions	7
45	4 Symbols and Abbreviated Terms.....	8
46	5 Conventions	8
47	5.1 Reserved and Unassigned Values	8
48	5.2 Byte Ordering.....	8
49	6 MCTP Host Interface.....	8
50	6.1 Host Interface Discovery.....	8
51	6.2 Multiple Host Interfaces	9
52	6.3 Transport-Specific Commands	9
53	7 Locating MCTP Host Interfaces via SMBIOS Tables.....	9
54	7.1 Protocol Identifier and Protocol-Specific Data	10
55	8 Locating MCTP Host Interfaces with PCI / PCIe.....	10
56	9 Locating MCTP Host Interfaces with ACPI	11
57	9.1 MCHI Description Table and ACPI Control Methods.....	11
58	9.2 Locating MCTP Host Interfaces in ACPI Name Space.....	14
59	9.3 Example MCTP Definition ASL Code	16
60	ANNEX A (informative) Notation and Conventions.....	18
61	ANNEX B (informative) Change Log.....	19
62		

63 Tables

64	Table 1 – SMBIOS Type 42 Management Controller Host Interface Structure	10
65	Table 2 – SMBIOS Type 42 Protocol Record Data	10
66	Table 3 – Management Controller Host Interface Description Table Format	11
67	Table 4 – MCTP Device Object Control Methods	15

69

Forward

70

71 *The Management Component Transport Protocol (MCTP) KCS Transport Binding Specification*
72 (DSP0256) was prepared by the PMCI Subgroup of the Pre-OS Working Group.

73 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
74 management and interoperability. For information about the DMTF, see <http://www.dmtf.org>.

75

Introduction

76 The Management Component Transport Protocol (MCTP) defines a communication model intended to
77 facilitate communication between:

- 78 • Management controllers and other management controllers
- 79 • Management controllers and management devices

80 The communication model includes a message format, transport description, message exchange
81 patterns, and configuration and initialization messages. The *MCTP Base Specification* ([DSP0236](#))
82 describes the protocol and commands used for communication within and initialization of an MCTP
83 network

84 This *MCTP Host Interface Specification* (DSP0256) describes how MCTP packets are delivered over host
85 interfaces (interfaces between a management controller and host software).

86 Management Component Transport Protocol (MCTP) KCS 87 Transport Binding Specification

88 1 Scope

89 This document provides the specifications for the Management Component Transport Protocol (MCTP)
90 host interface.

91 2 Normative References

92 The following referenced documents are indispensable for the application of this document. For dated
93 references, only the edition cited applies. For undated references, the latest edition of the referenced
94 document (including any amendments) applies.

95 DMTF DSP0134, *System Management BIOS Reference Specification 2.6*,
96 http://www.dmtf.org/standards/published_documents/DSP0134_2.6.pdf

97 DMTF DSP0236, *Management Component Transport Protocol (MCTP) Base Specification 1.0*,
98 http://www.dmtf.org/standards/published_documents/DSP0236_1.0.pdf

99 DMTF DSP0239, *Management Component Transport Protocol (MCTP) IDs and Codes Specification 1.0*,
100 http://www.dmtf.org/standards/published_documents/DSP0239_1.0.pdf

101 Hewlett-Packard, Intel, Microsoft, Phoenix, and Toshiba, *Advanced Configuration and Power Interface
102 Specification, 4.0a*, <http://www.acpi.info/spec.htm>

103 IPMI Consortium, *Intelligent Platform Management Interface Specification*, v1.5 Revision 1.1 February 20,
104 2002, http://download.intel.com/design/servers/ipmi/IPMIv1_5rev1_1.pdf

105 PCI-SIG, *PCI Express Base Specification v1.1*, PCIe v1.1, March 28, 2005,
106 http://www.pcisig.com/login?back=http%3A//www.pcisig.com/members/downloads/specifications/pciexpress/PCI_Express_Base_11.pdf
107

108 PCI-SIG, *PCI Express Base Specification v2.0*, PCIe v2.0, December 20, 2006,
109 http://www.pcisig.com/login?back=http%3A//www.pcisig.com/members/downloads/specifications/pciexpress/PCI_Express_Base_Rev_2.0_20Dec06a.pdf
110

111 PCI-SIG, *PCI Local Bus Specification v3.0*, PCI v3.0, February 3, 2004,
112 http://www.pcisig.com/login?back=http%3A//www.pcisig.com/members/downloads/specifications/conventional/PCI_LB3.0-2-6-04.pdf
113

114 3 Terms and Definitions

115 Refer to [DSP0236](#) for terms and definitions that are used across the MCTP specifications. For the
116 purposes of this document, the following terms and definitions apply.

117 4 Symbols and Abbreviated Terms

118 Refer to [DSP0236](#) for symbols and abbreviated terms that are used across the MCTP specifications. For
119 the purposes of this document, the following additional symbols and abbreviated terms apply.

120 5 Conventions

121 The conventions described in the following clauses apply to this specification.

122 5.1 Reserved and Unassigned Values

123 Unless otherwise specified, any reserved, unspecified, or unassigned values in enumerations or other
124 numeric ranges are reserved for future definition by the DMTF.

125 Unless otherwise specified, numeric or bit fields that are designated as reserved shall be written as 0
126 (zero) and ignored when read.

127 5.2 Byte Ordering

128 Unless otherwise specified, byte ordering of multi-byte numeric fields or bit fields is "Big Endian" (that is,
129 the lower byte offset holds the most significant byte, and higher offsets hold lesser significant bytes).

130 6 MCTP Host Interface

131 The MCTP Host Interface defines how MCTP packets are delivered over a host interface. This
132 specification describes the host interface discovery and commands for registering software endpoints
133 such as BIOS, UEFI or system software.

134 6.1 Host Interface Discovery

135 Host Interface discovery applies to industry standard architecture (PC) systems. Having a single "active"
136 management controller is a restriction from the defined discovery mechanisms and not a restriction on the
137 host interface definition per se.

138 A Management Controller may make available multiple host interfaces, but only one management
139 controller is allowed to be the "active" Management Controller that provides Management controller
140 functionality for the system (in the case of a "partitioned" system, there can only one active Management
141 Controller per partition). Only the host interface(s) for the active Management Controller are allowed to
142 respond to the *Get MCTP Version Support* command as defined in the *MCTP Base Specification*
143 ([DSP0236](#)). If other Management Controller devices are present, but not being used, they must not
144 respond to the *Get MCTP Version Support* command.

145 MCTP host interface can be discovered with PCI/PCIe class codes, ACPI or SMBIOS structure tables.
146 Maintaining consistency between these structures is outside the scope of this specification.

147 When multiple ways of discovering host interfaces are available, the driver can discover the MCTP host
148 interface using the approach described in this section.

149 Drivers should not switch host interfaces during system operation or else unexpected results could occur.
150 The *Get MCTP Version Support* command is required to execute correctly across multiple interfaces to a
151 management controller, but other commands are not. Once the driver has chosen to use a given
152 interface, all commands beyond *Get MCTP Version Support* should be delivered to that interface. If it is
153 desired to change the choice of host interfaces, a warm or cold reset of the platform should be done to
154 ensure that the system can re-initialize the management controller operation.

155 It is recommended that run-time drivers support the MCTP Host interfaces in the following order:

- 156 • A driver should preferentially use the management controller on PCI/PCIe, via the OS's native
157 support, if available. (A "Plug and Play" OS will typically locate and load the appropriate driver
158 for devices it finds on PCI/PCIe.) Clause 8 summarizes the PCI/PCIe Class codes for MCTP
159 Host interfaces.
- 160 • If the desired interface is not available on PCI/PCIe, or the system is in a state where OS
161 support for PCI/PCIe is unavailable the next step should be to look for the host interface as a
162 static resource described in ACPI using the control methods described in clause 9.
- 163 • If the operating environment does not include a mechanism to support executing ACPI control
164 methods, then look for the host interface at the location described by the MCHI (Management
165 Controller Host Interface) Table(s) through the ACPI Description Table mechanisms. (There is
166 one instance of MCHI table per host interface. The MCHI Table approach supports systems that
167 include more than one host interface. Therefore, there can be more than one instance of the
168 MCHI Table.) The MCHI Table is described in clause 9.
- 169 • If the MCHI Table is not present, the driver should look for the SMBIOS Type 42 table (see
170 clause 7) and use the interface described there. There is one instance of the Type 42 record per
171 physical interface. Therefore, in order to discover whether there are multiple non-plug-and-play
172 host interfaces, the driver will need to see if the SMBIOS table has multiple Type 42 records.

173 6.2 Multiple Host Interfaces

174 Multiple host interfaces may exist in a given system implementation. Refer to the "MCTP Overview"
175 clause in [DSP0236](#) for details on identifying whether multiple host interfaces connect to common or
176 separate MCTP networks.

177 6.3 Transport-Specific Commands

178 In order for a transport to be an MCTP host interface it must have a transport-specific command to
179 register system firmware or system software in order to obtain a MCTP EID. The details of this command
180 are described in the transport-binding specifications.

181 7 Locating MCTP Host Interfaces via SMBIOS Tables

182 The *System Management BIOS Reference Specification* ([DSP0134](#)) includes the following optional
183 record for identifying the initial location of MCTP host interfaces and interrupts. This is summarized in
184 Table 1. See [DSP0134](#) for other application information on SMBIOS.

185 Note that the settings that this structure reports may be over-ridden by "Plug-and-Play" reassignment by
186 the OS. Therefore, this structure should be used only when the interface cannot be discovered via "Plug-
187 and-Play" discovery mechanisms incorporated in interfaces such as PCI and ACPI.

188

Table 1 – SMBIOS Type 42 Management Controller Host Interface Structure

Offset	Name	Length	Value	Description
00h	Type	BYTE	42	Management Controller Host Interface structure indicator
01h	Length	BYTE	Varies	Length of the structure, a minimum of 0x09h.
02h	Handle	WORD	Varies	
04h	Interface type	BYTE	ENUM	Management Controller (MC) interface type
05h	Interface specific data length (n)	BYTE	Varies	Number of bytes of interface specific data
06h	Interface specific data	n BYTES	Varies	Defined by interface specification
06h + n	Protocol count (m)	BYTE	ENUM	Number of protocols supported on this interface
07h + n	Protocol records	M Bytes	Varies	Protocol record data (see Table 2)

189

7.1 Protocol Identifier and Protocol-Specific Data

190 The protocol identifier describes the protocol used over the Management Controller Host Interface. These
 191 identifiers are defined in [DSP0239](#), *Management Component Transport Protocol (MCTP) IDs and Codes*
 192 *Specification*.

193 The protocol specific data describes certain data that is required by the protocol, such as protocol revision
 194 numbers. This protocol-specific data for MCTP is defined in [DSP0236](#), *Management Component*
 195 *Transport Protocol (MCTP) Base Specification* Management Controller Host Interface Protocol Specific
 196 Data Requirements.

197 Table 2 shows the Type 42 protocol record data.

198

Table 2 – SMBIOS Type 42 Protocol Record Data

Offset	Name	Length	Value	Description
X	Protocol Identifier	BYTE	ENUM	Protocol Identifier
X + 1	Protocol specific data length	BYTE	Varies	Number of bytes of protocol specific data
X + 2	Protocol specific data	n BYTES	Varies	Defined by protocol specification

199

8 Locating MCTP Host Interfaces with PCI / PCIe

200 The MCTP host interface uses the PCI SIG (<http://www.pcisig.com>) class codes for IPMI Host interfaces
 201 defined in Appendix D of the *PCI Local Bus Specification*. PCI-based implementations of the IPMI Host
 202 interfaces should use the appropriate PCI configuration space and the class code definition there to
 203 report the presence and type of host interface for driver loading purposes.

204 The first base address register of the PCI function that implements the MCTP host interface holds the
 205 base address for the MCTP Host Interface registers. The MCTP Host Interfaces can be I/O or memory
 206 mapped, as indicated by read-only bits in the base address register.

207 Unless otherwise specified, MCTP Host interfaces on PCI must be byte aligned and located at offset 0
 208 with respect to the base address register.

209 9 Locating MCTP Host Interfaces with ACPI

210 This specification introduces the option of describing the presence of the MCTP Host Interface as a static
211 (non-“Plug and Play”) resource using ACPI. The MCTP Host interface can also be implemented as a
212 relocate-able resource on PCI (refer to clause 8).

213 There are two ACPI-based mechanisms that work together when the MCTP Host interface is
214 implemented as a static resource: the Management Controller Host Interface (MCHI) Description Table
215 and ACPI Control Methods.

216 9.1 MCHI Description Table and ACPI Control Methods

217 The MCHI Description Table is an optional table that describes the processor-relative, translated, fixed
218 resources of a host interface at system boot time. The purpose of the MCHI Description Table is to
219 provide a mechanism that can be used by the OSPM (an ACPI term for “OS Operating System-directed
220 configuration and Power Management” essentially meaning an ACPI-aware OS or OS loader) very early
221 in the boot process, for example, before the ability to execute ACPI control methods in the OS is
222 available.

223 The MCHI Description Table is similar to the SMBIOS Type 42 (MC Device Information) record. The main
224 difference between the two is that the MCHI Table is identified in the ACPI Specification as a table that
225 has the reserved signature “MCHI”. The SMBIOS Type 42 record type is from the DMTF SMBIOS
226 specifications. See [DSP0134](#).

227 The MCHI Description Table can be used to describe the location of either fixed resource or PCI
228 implementations of the host interface. For host interfaces on PCI, the table can only describe the location
229 of the host interface at the time that the boot process is initiated. An OS may relocate these resources.
230 Therefore, whether or not a PCI-based host interface remains at the MCHI addresses is OS-dependent.
231 During normal run-time operation, software should locate the host interface directly on PCI and/or use the
232 OS’s support for PCI instead of the MCHI Table.

233 A management controller device may present more than one host interface for messaging to the
234 Management Controller. For example, a Management Controller may simultaneously support the KCS
235 and the Serial interfaces. A unique MCHI Table should be provided for each of these interfaces. This
236 allows the OS to select an interface that it is able to communicate and hence maximize the supportability.

237 Per [ACPI](#), unless otherwise specified, numeric values for the table and any blocks or structures are
238 always encoded in little Endian format. Signature values are stored as fixed-length strings.

239 **Table 3 – Management Controller Host Interface Description Table Format**

Field	Byte Length	Byte Offset	Description
Header			
Signature	4	0	‘MCHI’. Signature for the Management Controller Host Interface Table.
Length	4	4	Length, in bytes, of the entire Management Controller Host Interface Table.
Revision	1	8	1
Checksum	1	9	Two’s complement of the 16 bit sum of all the bytes in the table excluding the checksum byte, modulo 256
OEMID	6	10	OEM ID. Per the ACPI Specification . An OEM-supplied string that identifies the OEM.

Field	Byte Length	Byte Offset	Description
OEM Table ID	8	16	For the Management Controller Host Interface Table, the table ID is the manufacturer model ID (assigned by the OEM identified by "OEM ID").
OEM Revision	4	24	OEM revision of Management Controller Host Interface Table for supplied the given OEM Table ID. Per the ACPI Specification , this is "An OEM-supplied revision number. Larger numbers are assumed to be newer revisions."
Creator ID	4	28	Vendor ID of utility that created the table. For the tables containing Definition Blocks, this is the ID for the ASL Compiler.
Creator Revision	4	32	Revision of utility that created the table. For the tables containing Definition Blocks, this is the revision for the ASL Compiler.
Interface Type	1	36	Indicates the type of Host interface: 0 Reserved 1 Reserved 2 Keyboard Controller Style (KCS) 3 Serial (8250 Compatible) 4 Serial (16450 Compatible) 5 Serial (16450/16550A Compatible) 6 Serial (16550/16C550 Compatible) 7 Serial (16650/16C650 Compatible) 8 Serial (16750/16C750 Compatible) 9-255 Reserved
Protocol Identifier	1	37	Indicates the protocol of Host Interface: 0 Unspecified 1 Management Controller Transport Protocol (MCTP) 2 Intelligent Platform Management Interface (IPMI) 3-254 Reserved 255 OEM defined (OEM is identified by OEM ID field)
Protocol Specific Data	8	38	Indicates protocol specific data such as specification revision of version plus other protocol specific data defined by the protocol specification
Interrupt Type	1	46	Interrupt type(s) used by the interface: [7:2] – Reserved (must be 0) [1] – I/O APIC/SAPIC interrupt (Global System Interrupt) [0] – SCI triggered through GPE 0 = not supported 1 = supported

Field	Byte Length	Byte Offset	Description
GPE	1	47	The bit assignment of the SCI interrupt within the GPE _x _STS register of a GPE described in the FADT that the interface triggers. (Note: This field is valid only if Bit[0] of the Interrupt Type field is set. Otherwise set to 00h.)
PCI Device Flag	1	48	[7:1] – Reserved [0] – PCI Device Flag. For PCI devices, this bit is set. For non-PCI devices, this bit is cleared. When this bit is cleared, the PCI Segment Group, Bus, Device and Function Number fields combined corresponds to the ACPI _UID value of the device whose _HID or _CID contains DMT0001 plug and play ID. _UID must be an integer. Byte 60 contains the least significant byte of the _UID value. Set to 0b for SMBus.
Global System Interrupt	4	49	The I/O APIC or I/O SAPIC Global System Interrupt[1] used by the interface. (Note: This field is valid only if Bit[1] of the Interrupt Type field is set. Otherwise set to 00h.)
Base Address	12	53	The base address of the interface register set described using the Generic Address Structure (GAS, see ACPI for the definition). The Address_Space_ID field in the GAS can only be of the value of 0 (System Memory), 1 (System IO), and 4 (SMBus). All other values are not permitted. For SMBus: The Address_Space_ID = 4 and the address field of the GAS holds the 7-bit slave address of the MC on the host SMBus in the least significant byte. Note that the slave address is stored with the 7-bit slave address in the least significant 7-bits of the byte, and the most significant bit of the byte set to 0b. Register_Bit_Width = 0 Register_Bit_Offset = 0 Address_Size field = 1 (Byte access) Address = 7-bit SMBus address of BMC SSIF
PCI Segment Group Number / UID byte 1	1	65	PCI Segment Group Number, if the device is a PCI device. Otherwise, this field is byte 1 of a UID. See description for PCI Device Flag, above.
PCI Bus Number / UID byte 2	1	66	PCI Bus Number, if the device is a PCI device. Otherwise, this field is byte 2 of a UID. See description for PCI Device Flag, above.
PCI Device Number / UID byte 3	1	67	PCI Device fields or byte 3 of a UID. Per PCI Device Flag, above. For PCI Device Flag = 1b: [7:5] – Reserved [4:0] – PCI Device Number: The PCI device number if the device is a PCI device. For PCI Device Flag = 0b: [7:0] – byte 3 of UID

Field	Byte Length	Byte Offset	Description
PCI Function Number / UID byte 4	1	68	<p>PCI Device fields or byte 4 of a UID. Per PCI Device Flag, above.</p> <p>For PCI Device Flag = 1b:</p> <p>[7] – Reserved</p> <p>[6] – Interrupt Flag:</p> <p>0b = interrupt not supported</p> <p>1b = interrupt supported</p> <p>[5:3] – Reserved</p> <p>[2:0] – PCI Function Number: The PCI function number if the device is a PCI device.</p> <p>For PCI Device Flag = 0b:</p> <p>[7:0] – byte 4 of UID</p>

240 1. ACPI represents all interrupts as “flat” values known as global system interrupts. Therefore, to support APICs or SAPICs on an
241 ACPI-enabled system, each used APIC or SAPIC interrupt input must be mapped to the global system interrupt value used by
242 ACPI. See the “Global System Interrupts” section in [ACPI](#) for a description of Global System Interrupts.

243 9.2 Locating MCTP Host Interfaces in ACPI Name Space

244 The MCHI Description Table provides a mechanism that can be used before the ability to execute ACPI
245 control methods in the OS is available. This table is not, however, intrinsically supported in the OS as a
246 way of discovering and reporting system resources. Therefore, it is recommended that non-PCI MCTP
247 Host interfaces on the baseboards be described in the ACPI name space. This makes it possible for the
248 OS to enumerate the IPMI Host interface as a device. In addition, the ACPI name space description is
249 more flexible and friendly in hot-plug scenarios.

250 Note that to be ACPI compatible, the fixed resources for MCTP Host interfaces must still be accounted for
251 in accordance with the [ACPI Specification](#). If the device is not formally described in the ACPI Name
252 Space, its resources must be described as fixed system resources or the resources appended to some
253 other fixed resource system device in order to ensure that the OS does not attempt to allocate those
254 resources to some other device.

255 To formally describe the MCTP Host interface in ACPI Name Space, an MCTP device is created using
256 the named device object. The MCTP device object can have the following elements:

Table 4 – MCTP Device Object Control Methods

Object	Description	Support Level
_ADR	Named object that evaluates to the interface's address on its parent bus. _ADR is a standard device configuration control method defined in the ACPI Specification .	Required only for devices on a bus that has standard enumeration mechanism.
_HID	Named object that provides the interface's Plug and Play identifier. This value can be vendor specific but must set to DMT0001 ¹ if no CID object is provided. _HID is a standard device configuration control method defined in the ACPI Specification .	Required
_CID	Named object that provides the interface's compatible Plug and Play identifier. This object is required and contains the value of DMT0001 if _HID contains vendor specific identifier. Otherwise, this object is optional.	See the "Description" column for this object
_STR	Named object that evaluates to a Unicode string that may be used by an OS to provide information to an end user describing the device. _STR is a standard device configuration control method defined in the ACPI Specification .	Required
_UID	Named object that specifies a device's unique persistent ID, or a control method that generates it. _UID is a standard device configuration control method defined in the ACPI Specification .	Required if more than one device
_CRS	Named object that returns the interface's current resource settings. System Processor Management Interfaces are considered static resources; hence only return their defined resources. The address region definition is interface type/subtype dependent. _CRS is a standard device configuration control method defined in the ACPI Specification .	Required
_STA	Object that returns the status of the device: enabled, disabled or removed, as defined in the ACPI Specification . If this method is not present, the device is assumed to be enabled.	Recommended
_IFT	Object that specifies the interface type, as defined in the MCHI Table. (Note: _IFT and _SRV, following, have been reserved in ACPI 3.0 as names for control methods defined for MCHI.)	Required
_SRV	Object that specifies the specification revision, as defined in the MCHI Table.	Required
_GPE	Named object that evaluates to either an integer or a package. If _GPE evaluates to an integer, the value is the bit assignment of the SCI interrupt within the GPEX_STS register of a GPE block described in the FADT that the Service Processor Management Interface will trigger. If _GPE evaluates to a package, then that package contains two elements. The first is an object reference to the GPE Block device that contains the GPE register that will be triggered by the interface. The second element is numeric (integer) that specifies the bit assignment of the SCI interrupt within the GPEX_STS register of the GPE Block device referenced by the first element in the package. (Note: This object is only provided if the interface supports a GPE.)	Required if interrupt through GPE is supported

258
259

NOTE: Normally PCI based devices are not described in ACPI name space. OS / driver should use the PCI enumeration mechanism to locate MCTP interfaces (see clause 8).

¹ DMTF has registered the DMT0001 PNP ID with Microsoft for describing all DMTF related devices. DMTF has granted the use of DMT0001 to describe the generic Management Controller Device as defined in this specification.

260 If the MCTP interface supports interrupts, the interrupt descriptor in `_CRS` is used if the interrupt is
 261 supported via IO (S)APIC, while `_GPE` object is used if the interrupt is supported through the GPE
 262 register. Having both the interrupt descriptor in `_CRS` and the `_GPE` object in the MCTP device scope is
 263 not permitted by this specification.

264 If the MCTP interface does not support interrupts, neither the interrupt descriptor in the `_CRS` nor the
 265 `_GPE` object will be present.

266 In a multi-node system where there may be more than one MCTP device in an OS domain, it is highly
 267 recommended that all MCTP devices be described in the ACPI name space with the `_STA` returning
 268 enabled for the active MCTP device(s).

269 9.3 Example MCTP Definition ASL Code

270 Example ASL code that defines MCTP Host interfaces is provided in the following subclauses.

271 9.3.1 Example 1: KCS Interface in 64-bit Address Space

272 Example ASL for describing a memory-mapped KCS host interface, located in a 64-bit address space at
 273 address `0x80000FFFC020CA2`:

```

274 Device(MI0) {
275     Name(_HID, EISAID("DMT0001"))
276     Name(_STR, Unicode("MCTP_KCS"))// Optional, but recommended
277                                     // for identifying MCTP host interface.
278                                     // The strings "MCTP_KCS" and "MCTP_Serial",
279                                     // are recommended for
280                                     // identifying the KCS and Serial
281                                     // interfaces, respectively.
282
283     Name(_UID, 0) // UID for the primary MCTP host interface in the system
284
285     // Returns the "Current Resources"
286     Name(_CRS,
287     ResourceTemplate() {
288         QWordMemory(
289             ResourceConsumer, //
290             PosDecode, //
291             MinFixed, //
292             MaxFixed, //
293             NonCacheable, //
294             ReadWrite, //
295             0xFFFFFFFFFFFFFFFF, // _GRA, Address granularity.
296                                 // E.g. All 64-bits decoded.
297             0x80000FFFC020CA2, // _MIN, Address range minimum
298                                 // (System I/F base addr.)
299             0x80000FFFC020CA4, // _MAX, Address range max
300             0x0000000000000000, // _TRA, Translation.
301                                 // 0 for non-bridge devices
302             0x0000000000000002, // _LEN, Address range length
303             , // Resource Source Index
304             , // Resource Source Name
305             , // A name to refer back to this resource
306             , // _MTP, Nothing=>AddressRangeMemory
307             , // _TTP, Translation. Nothing=>TypeStatic

```



```
308         // TypeTranslation: This resource, which is memory
309         // on the secondary side of the bridge is I/O on
310         // the primary side of the bridge.
311         // TypeStatic: This resource, which is memory on
312         // the secondary side of the bridge is also memory
313         // on the primary side of the bridge.
314     )
315 }
316 )
317
318 // Returns the interface type
319 Method(_IFT) {
320     Return(0x01) // MCTP KCS
321 }
322
323 // Returns the interface specification revision
324 Method(_SRV) {
325     Return(0x0100) // MCTP Base Specification Revision 1.0
326 }
327
328 // This interface does not support interrupt
329
330 }
331
```

ANNEX A (informative)

332
333
334
335

Notation and Conventions

336 Examples of notations used in this document are as follows:

- 337 • 2:N In field descriptions, this will typically be used to represent a range of byte offsets
338 starting from byte two and continuing to and including byte N. The lowest offset is on
339 the left, the highest is on the right.
- 340 • (6) Parentheses around a single number can be used in message field descriptions to
341 indicate a byte field that may be present or absent.
- 342 • (3:6) Parentheses around a field consisting of a range of bytes indicates the entire range
343 may be present or absent. The lowest offset is on the left, the highest is on the right.
- 344 • [PCle](#) Underlined, blue text is typically used to indicate a reference to a document or
345 specification called out in clause 2 or to items hyperlinked within the document.
- 346 • rsvd Abbreviation for "reserved." Case insensitive.
- 347 • [4] Square brackets around a number are typically used to indicate a bit offset. Bit offsets
348 are given as zero-based values (that is, the least significant bit [LSb] offset = 0).
- 349 • [7:5] A range of bit offsets. The most significant bit is on the left, the least significant bit is
350 on the right.
- 351 • 1b The lower case "b" following a number consisting of 0s and 1s is used to indicate the
352 number is being given in binary format.
- 353 • 0x12A A leading "0x" is used to indicate a number given in hexadecimal format.

354

355
356
357
358
359

ANNEX B (informative)

Change Log

Version	Date	Description
1.0.0	2010-07-21	Released as DMTF Standard

360