

- **2 Management Component Transport Protocol**
- **3 (MCTP) PCIe® VDM Transport Binding**
- 4 Specification

5 Version: 1.3.1

6 **Document Identifier: DSP0238**

7 Date: 2025-07-07

8 Version History: https://www.dmtf.org/dsp/DSP0238

9 Supersedes: 1.3.0

10 **Document Class: Normative**

11 Document Status: Published

12 Document Language: en-US

- 13 Copyright Notice
- 14 Copyright © 2009, 2014, 2018, 2021, 2023–2025 DMTF. All rights reserved.
- 15 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
- 16 management and interoperability. Members and non-members may reproduce DMTF specifications and
- documents for uses consistent with this purpose, provided that correct attribution is given. As DMTF
- 18 specifications may be revised from time to time, the particular version and release date should always be
- 19 noted.
- 20 Implementation of certain elements of this standard or proposed standard may be subject to third-party
- 21 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations
- 22 to users of the standard as to the existence of such rights and is not responsible to recognize, disclose, or
- 23 identify any or all such third-party patent right owners or claimants, nor for any incomplete or inaccurate
- 24 identification or disclosure of such rights, owners, or claimants. DMTF shall have no liability to any party,
- in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, disclose, or
- identify any such third-party patent rights, or for such party's reliance on the standard or incorporation
- 27 thereof in its products, protocols, or testing procedures. DMTF shall have no liability to any party
- 28 implementing such standards, whether such implementation is foreseeable or not, nor to any patent
- 29 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is
- 30 withdrawn or modified after publication, and shall be indemnified and held harmless by any party
- 31 implementing the standard from any and all claims of infringement by a patent owner for such
- 32 implementations.
- 33 For information about patents held by third parties which have notified DMTF that, in their opinion, such
- 34 patents may relate to or impact implementations of DMTF standards, visit
- 35 https://www.dmtf.org/about/policies/disclosures.
- 36 CXL® and Compute Express Link® are registered trademarks of the Compute Express Link Consortium.
- 37 PCI-SIG®, PCI Express®, and PCIe® are registered trademarks or service marks of PCI-SIG. All other
- marks and brands are the property of their respective owners.
- 39 This document's normative language is English. Translation into other languages is permitted.

40

CONTENTS

41	For	Foreword5		
42	Intr	oductio	n	6
43	1	Scope	9	7
44	2	Norm	ative references	7
45	3		s and definitions	
46	Ū	3.1	Destination Physical Address	
47		3.2	Dword	
48		3.3	Flit Mode	
49		3.4	MCTP PCIe Endpoint	8
50		3.5	PCle Segment	8
51		3.6	Target Physical Address	8
52	4	Symb	ols and abbreviated terms	8
53		4.1	PCIe®	8
54		4.2	VDM	
55		4.3	CXL®	9
56		4.4	FM	
57		4.5	NFM	
58		4.6	IDE	
59		4.7	OHC	
60		4.8	TLP	
61	5		entions	
62		5.1	Reserved and unassigned values	
63		5.2	Byte ordering	
64	6		P over PCI Express VDM transport	
65		6.1	Overview	
66		6.2	Packet formats	
67		6.3	Supported media	
68		6.4	Physical address format for MCTP control messages	
69 70		6.5 6.6	Message routing	
70 71		6.7	Bus owner address Bus and Segment address assignment for PCIe	
72		6.8	Host dependencies	
73		6.9	Discovery Notify message use for PCIe	
74		6.10	MCTP over PCIe endpoint discovery	
75		6.11	MCTP messages timing requirements	
76	ΔΝ	• • • •	(informative) Notations and conventions	
77			(informative) Change log	
	AN	INEV D	(IIIIOTTIalive) Change log	su
78				

Figures

80	Figure 1 – MCTP over PCI Express Vendor Defined Message (VDM) packet format (Non-Flit Mode)	11
81 82	Figure 2 – MCTP over PCI Express Vendor Defined Message (VDM) packet format (Flit Mode within a Segment without IDE)	
83 84	Figure 3 – MCTP over PCI Express Vendor Defined Message (VDM) packet format (Flit Mode across segments and/or with IDE)	
85	Figure 4 – Flit Mode to Non-Flit Mode routing options	
86	Figure 5 – Example Flow of operations for full MCTP Discovery over PCIe	
87	Figure 6 – Flow of operations for Partial Endpoint Discovery	26
88		
89	Tables	
90	Table 1 – PCI Express medium-specific MCTP packet fields	11
91	Table 2 – PCI Express medium-specific MCTP Packet Fields in Flit Mode	15
92	Table 3 – Supported media	16
93	Table 4 – Physical address format (Non-Flit Mode)	17
94	Table 5 – Physical address format (Flit Mode)	17
95	Table 6 – Address Translations when transitioning between Flit Mode and Non-Flit Mode hierarchies	19
96	Table 7 – Address used for routing examples	21
97	Table 8 – Timing specifications for MCTP messages on PCIe VDM	27
98		

99		Foreword	
100 101	The Management Component Transport Protocol (MCTP) PCIe® VDM Transport Binding Specification (DSP0238) was prepared by the PMCI Working Group.		
102 103		s a not-for-profit association of industry members dedicated to promoting enterprise and systems ment and interoperability.	
104	Acknow	vledgments	
105	DMTF a	cknowledges the following individuals for their contributions to this document:	
106	Editors	:	
107	•	Hemal Shah – Broadcom Inc.	
108	•	Tom Slaight – Intel Corporation	
109	•	Eliel Louzoun – Intel Corporation	
110	Contrib	utors:	
111	•	Austin Bolen – Dell Technologies	
112	•	Patrick Caporale – Lenovo	
113	•	Michał Duzinkiewicz – Intel Corporation	
114	•	Samer El-Haj-Mahmoud - ARM	
115	•	Steve Glaser – NVIDIA Corporation	
116	•	Brett Henning – Broadcom Inc.	
117	•	Yuval Itkin – NVIDIA Corporation	
118	•	Janusz Jurski – Intel Corporation	
119	•	Jose Marinho – ARM	
120	•	Mariusz Oriol – Intel Corporation	
121	•	Patrick Schoeller – Hewlett Packard Enterprise	
122	•	Bob Stevens – Dell Technologies	

123	Introduction		
124 125 126	The Management Component Transport Protocol (MCTP) over PCIe VDM transport binding defines a transport binding for facilitating communication between platform management subsystem components (e.g., management controllers, management devices) over PCIe.		
127 128 129 130	The <u>MCTP Base Specification</u> describes the protocol and commands used for communication within and initialization of an MCTP network. The MCTP over PCIe VDM transport binding definition in this specification includes a packet format, physical address format, message routing, and discovery mechanisms for MCTP over PCIe VDM communications.		

131 **1 Scope**

- 132 This document provides the specifications for the Management Component Transport Protocol (MCTP)
- transport binding using PCle Vendor Defined Messages (VDMs).

134 2 Normative references

- 135 The following referenced documents are indispensable for the application of this document. For dated
- 136 references, only the edition cited applies. For undated references, the latest edition of the referenced
- document (including any amendments) applies.
- 138 CXL Consortium, Compute Express Link (CXL) Specification Revision 1.0,
- 139 https://www.computeexpresslink.org
- 140 CXL Consortium, Compute Express Link (CXL) Specification Revision 1.1,
- 141 https://www.computeexpresslink.org
- 142 CXL Consortium, Compute Express Link (CXL) Specification Revision 2.0,
- 143 https://www.computeexpresslink.org
- DMTF DSP0236, Management Component Transport Protocol (MCTP) Base Specification 1.3,
- 145 https://www.dmtf.org/sites/default/files/standards/documents/DSP0236 1.3.pdf
- 146 DMTF DSP0239, Management Component Transport Protocol (MCTP) IDs and Codes 1.9,
- 147 https://www.dmtf.org/sites/default/files/standards/documents/DSP0239 1.9.pdf
- 148 ISO/IEC Directives, Part 2, Principles and rules for the structure and drafting of ISO and IEC documents,
- 149 https://www.iso.org/sites/directives/current/part2/index.xhtml
- 150 PCI-SIG, PCI Express Base Specification Revision 1.1, March 8, 2005,
- 151 https://www.pcisig.com/specifications/
- 152 PCI-SIG, PCI Express Base Specification Revision 2.0, December 20, 2006,
- 153 https://www.pcisig.com/specifications/
- 154 PCI-SIG, PCI Express Base Specification Revision 2.1, March 4, 2009,
- 155 https://www.pcisig.com/specifications/
- 156 PCI-SIG, PCI Express Base Specification Revision 3.0, November 10, 2010,
- 157 https://www.pcisig.com/specifications/
- 158 PCI-SIG, PCI Express Base Specification Revision 3.1a, December 7, 2015,
- 159 https://www.pcisig.com/specifications/
- 160 PCI-SIG, PCI Express Base Specification Revision 4.0, October 5, 2017,
- 161 https://www.pcisig.com/specifications/
- 162 PCI-SIG, PCI Express Base Specification Revision 5.0, May 28, 2019,
- 163 https://www.pcisig.com/specifications/
- 164 PCI-SIG, PCI Express Base Specification Revision 6.2, January 25, 2024,
- 165 https://www.pcisig.com/specifications/

3 Terms and definitions

- 167 In this document, some terms have a specific meaning beyond the normal English meaning. Those terms
- are defined in this clause.

- The terms "shall" ("required"), "shall not", "should" ("recommended"), "should not" ("not recommended"),
- "may", "need not" ("not required"), "can" and "cannot" in this document are to be interpreted as described
- in ISO/IEC Directives, Part 2, Clause 7. The terms in parentheses are alternatives for the preceding term,
- for use in exceptional cases when the preceding term cannot be used for linguistic reasons. Note that
- 173 ISO/IEC Directives, Part 2, Clause 7 specifies additional alternatives. Occurrences of such additional
- alternatives shall be interpreted in their normal English meaning.
- 175 The terms "clause", "subclause", "paragraph", and "annex" in this document are to be interpreted as
- 176 described in ISO/IEC Directives, Part 2, Clause 6.
- 177 The terms "normative" and "informative" in this document are to be interpreted as described in ISO/IEC
- 178 Directives, Part 2, Clause 3. In this document, clauses, subclauses, or annexes labeled "(informative)" do
- not contain normative content. Notes and examples are always informative elements.
- 180 Refer to DSP0236 for terms and definitions that are used across the MCTP specifications. For the
- purposes of this document, the following additional terms and definitions apply.

182 3.1 Destination Physical Address

- the Physical address reflected in the Requester ID field (Non-Flit Mode) or Requester ID and Requester
- 184 Segment (Flit Mode) fields of the TLP
- 185 **3.2 Dword**
- 186 a 32-bit field
- 187 **3.3 Flit Mode**
- a mode defined in the PCI Express Base Specification Revision 6.x introducing a new link layer and
- 189 transaction layer for PCI Express where a TLP header is composed of a 3 to 7 dword TLP Header Base
- 190 followed by 0 to 7 additional dwords of OHCs (Orthogonal Header Content)

191 3.4 MCTP PCIe Endpoint

192 a PCIe endpoint on which MCTP PCIe VDM communication is supported

193 **3.5 PCle Segment**

194 a PCI Express I/O interconnect topology, in which the Requester IDs must be unique

195 3.6 Target Physical Address

- 196 The Physical address reflected in the Target ID field (Non-Flit Mode) or Target ID and Target Segment
- 197 (Flit Mode) fields of the TLP

198 4 Symbols and abbreviated terms

- 199 Refer to DSP0236 for symbols and abbreviated terms that are used across the MCTP specifications. The
- 200 following symbols and abbreviations are used in this document.
- 201 **4.1 PCIe**®
- 202 PCI Express®
- 203 **4.2 VDM**
- 204 Vendor Defined Message

- 205 **4.3 CXL**®
- 206 Compute Express Link®
- 207 **4.4 FM**
- 208 Flit Mode
- 209 **4.5 NFM**
- 210 Non-Flit Mode
- 211 **4.6 IDE**
- 212 Integrity and Data Encryption
- 213 **4.7 OHC**
- 214 Orthogonal Header Content
- 215 **4.8 TLP**
- 216 Transaction Layer Packet

217 **5 Conventions**

The conventions described in the following clauses apply to this specification.

219 **5.1 Reserved and unassigned values**

- 220 Unless otherwise specified, any reserved, unspecified, or unassigned values in enumerations or other
- 221 numeric ranges are reserved for future definition by DMTF.
- 222 Unless otherwise specified, numeric or bit fields that are designated as reserved shall be written as 0
- 223 (zero) and ignored when read.

224 5.2 Byte ordering

- 225 Unless otherwise specified, byte ordering of multi-byte numeric fields or bit fields is "Big Endian" (that is,
- the lower byte offset holds the most significant byte, and higher offsets hold lesser significant bytes).

227 6 MCTP over PCI Express VDM transport

228 **6.1 Overview**

- 229 This document defines the medium-specific transport binding for transferring MCTP packets between
- 230 endpoints on PCI Express using PCIe Vendor Defined Messages (VDMs).
- 231 An MCTP over PCIe VDM compliant PCIe device shall support MCTP over PCIe VDM communications on
- 232 at least one PCle Physical Function (PF) of the device. If an MCTP over PCle VDM compliant PCl device
- 233 supports MCTP over PCIe VDM communications on more than one PCIe function, then MCTP over PCIe
- 234 VDM communication on each function shall be independent from MCTP over PCIe VDM communications
- 235 on other PCIe functions.
- 236 The MCTP over PCI Express (PCIe) VDM transport binding transfers MCTP messages using PCIe Type
- 1 VDMs with data. MCTP messages use the MCTP VDM code value (0000b) stored in the PCIe TAG
- field that uniquely differentiates MCTP messages from other DMTF VDMs.
- 239 Any MCTP baseline transmission unit for MCTP PCIe VDM communication shall be dword aligned.
- 240 The handling of transactions with parameters not matching the values described below is out of scope for
- this specification. The receiver may choose to accept those or ignore them.

242 6.2 Packet formats

243 6.2.1 Non-Flit Mode

244 Figure 1 shows the encapsulation of MCTP packet fields within a PCIe VDM in Non-Flit Mode.




Figure 1 – MCTP over PCI Express Vendor Defined Message (VDM) packet format (Non-Flit Mode)

The fields labeled "PCIe Medium-Specific Header" and "PCIe Medium-Specific Trailer" are specific to carrying MCTP packets using PCIe VDMs. The fields labeled "MCTP Transport Header" and "MCTP Packet Payload" are common fields for all MCTP packets and messages and are specified in MCTP. This document defines the location of those fields when they are carried in a PCIe VDM. The PCIe specification allows the last four bytes of the PCIe VDM header to be vendor defined. The MCTP over PCIe VDM transport binding specification uses these bytes for MCTP Transport header fields under the DMTF Vendor ID. This document also specifies the *medium-specific* use of the MCTP "Hdr Version" field.

Table 1 lists the PCIe medium-specific fields and field values that shall be used in MCTP over PCIe VDM communications. When not specified, field values shall be set according to PCIe specifications. Note that the presence of TLP prefixes in MCTP over PCIe VDM packets is implementation dependent and outside the scope of this specification.

Table 1 - PCI Express medium-specific MCTP packet fields

Field	Description
R or	PCle 1.1/2.0: PCle reserved bit (1 bit).
Fmt[2]	PCle 2.1 and above: Fmt[2]. Set to 0b.
Fmt	Format (2 bits). Set to 11b to indicate 4 dword header with data.
Type Type and Routing (5 bits).	
	[4:3] Set to 10b to indicate a message
	[2:0] PCI message routing (r2r1r0)
	000b : Route to Root Complex 010b : Route by ID 011b : Broadcast from Root Complex
	Other routing fields values are not supported for MCTP.

Field	Description				
R or T9	PCle 1.1/2.0/2.1/3.X: PCle reserved bit (1 bit). Set to 0b.				
	PCle 4.X and above: T9 (1bit). Set to 0b.				
TC	Traffic Class (3 bits). Set to 000b for MCTP over PCIe VDM.				
R or	PCle 1.1/2.0: PCle reserved bits (4 bits). Set to 0000b				
R Attr R TH or T8 Attr LN TH	PCIe 2.1/3.X: PCIe reserved bit (1 bit), Attr[2] (1 bit) – Set to 0b, reserved bit (1bit), and TH (1bit) – Set to 0b.				
	PCIe 4.X and above: T8 bit (1 bit) – Set to 0b, Attr[2] (1 bit) – Set to 0b, LN (1bit) – Set to 0b, and TH (1bit) – Set to 0b				
TD	TLP Digest (1 bit). 1b indicates the presence of the TLP Digest field at the end of the PCIe TLP (transaction layer packet). The TD bit should be set in accordance with the devices overall support for the TLP Digest capability, and whether that capability is enabled. See description of the TLP Digest / ECRC field, below, for additional information. Note that earlier versions of this specification erroneously required this bit to be set to 0b, which would have required devices to not support the TLP Digest capability.				
EP	Error Poisoned (1 bit).				
Attr[1:0]	Attributes (2 bits). Set to 00b or 01b for all MCTP over PCle VDM.				
R or	PCIe 1.1: PCIe reserved bits (2 bits).				
AT	PCle 2.0 and above: Address Type (AT) field. Set to 00b.				
Length	Length: Length of the PCIe VDM Data in dwords. Implementations shall support the baseline transmission unit defined in the <u>MCTP Base Specification</u> . For example, supporting a baseline transmission unit of 64 bytes requires supporting PCIe VDM data up to 16 dwords. An implementation may optionally support dword aligned larger transfer unit sizes.				
PCI Requester ID	Bus/device/function or bus/function number of the managed endpoint sending the message.				
Pad Len	Pad Length (2-bits). 1-based count (0 to 3) of the number of 0×00 pad bytes that have been added to the end of the packet to make the packet dword aligned with respect to PCle. Because only packets with the EOM bit set to $1b$ are allowed to be less than the transfer unit size, packets that have the EOM bit set to $0b$ will already be dword aligned and will thus not require any pad bytes and will have a pad length of $00b$.				
MCTP VDM Code	Value that uniquely differentiates MCTP messages from other DMTF VDMs. Set to 0000b for this transport mapping as defined in this specification.				
Message Code	(8 bits). Set to 0111_1111b to indicate a Type 1 VDM.				
PCI Target ID	(16 bits). For Route by ID messages, this is the bus/device/function number or bus/function number that is the physical address of the target endpoint. This field is ignored for Broadcast and for Route to Root Complex messages.				
Vendor ID	(16 bits). Set to 6836 ($0x1AB4$) for DMTF VDMs. The most significant byte is in byte 10, the least significant byte is byte 11.				
RSVD MCTP reserved (4 bits). Set these bits to 0 when generating a message. on incoming messages.					
Hdr Version	MCTP version (4 bits)				
	0001b: For MCTP devices that conform to the <u>MCTP Base Specification</u> and this version of the PCIe VDM transport binding.				
	All other settings: Reserved to support future packet header field expansion or header version.				

Field	Description
00h PAD	Pad bytes. 0 to 3 bytes of 00h as required to fill out the overall PCIe VDM data to be an integral number of dwords. Because only packets with the EOM bit set to 1b are allowed to be less than the transfer unit size, packets that have the EOM bit set to 0b will already be dword aligned and will thus not require any pad bytes and will have a pad length of 00b.
TLP Digest / ECRC	(32 bits). TLP Digest / ECRC (End-to-end CRC). This field is defined for all PCIe TLPs (Transaction Layer Packets). Device support for this field is optional. However, per PCIe v2.1 and above: "If a device Function is enabled to generate ECRC, it must calculate and apply ECRC for all TLPs originated by the Function. If the device supports generating this field, it must support it for all TLPs." Additionally, per PCIe v2.1 and above, if the ultimate PCI Express Receiver of the TLP does not support ECRC checking, the receiver must ignore the TLP Digest.

Note: In this table, "PCIe X.X and above" means up to the latest PCIe version covered by this specification.

6.2.2 Flit Mode

260

261

262

263

264

Figure 2 and Figure 3 show the encapsulation of MCTP packet fields within a PCIe VDM in Flit Mode with or without OHCs.




Figure 2 – MCTP over PCI Express Vendor Defined Message (VDM) packet format (Flit Mode within a Segment without IDE)

268

265




Figure 3 – MCTP over PCI Express Vendor Defined Message (VDM) packet format (Flit Mode across segments and/or with IDE)

The fields labeled "PCIe Medium-Specific Header" and "PCIe Medium-Specific Trailer" are specific to carrying MCTP packets using PCIe VDMs. The fields labeled "MCTP Transport Header" and "MCTP Packet Payload" are common fields for all MCTP packets and messages and are specified in MCTP. This section defines the location of those fields when they are carried in a Flit Mode PCIe VDM. The PCIe specification allows the last four bytes of the PCIe VDM header base to be vendor defined. The MCTP over PCIe VDM transport binding specification uses these bytes for MCTP Transport header fields under the DMTF Vendor ID. This document also specifies the *medium-specific* use of the MCTP "Hdr Version" field.

Table 2 lists the PCIe medium-specific fields and field values that shall be used in MCTP over PCIe VDM communications. When not specified, field values shall be set according to PCIe specifications. Note that the presence of additional OHCs in MCTP over PCIe VDM packets is implementation dependent and outside the scope of this specification.

Table 2 – PCI Express medium-specific MCTP Packet Fields in Flit Mode

Field	Description			
PCIe Header				
Туре	Type and Routing (8 bits). [7:3] Set to 01110b to indicate a message			
	[2:0] PCI message routing (r2r1r0)			
	000b: Route to Root Complex 010b: Route by ID 011b: Broadcast from Root Complex			
	Other routing fields values are not supported for MCTP.			
TC	Traffic Class (3 bits). Set to 000b for MCTP over PCIe VDM.			
OHC	Indicates the type of OHCs present after the header. Possible values are: 00000b: no OHCs 00100b: Indicates OHC-C is present			
	00101b: Indicates OHC-A4 and OHC-C are present			
TS	TS[2:0] field indicates Trailer Size. The possible encodings for PCle VDMs are: 000b – No Trailer 001b – 1 dword Trailer containing ECRC 101b – 3 dwords Trailer with IDE MAC if and only if OHC-C present and indicates IDE TLP			
110b – 4 dwords Trailer with IDE MAC and PCRC if and only if OHC-C present indicates IDE TLP				
Attr[2:0]	Attributes (3 bits). Set to 000b for all MCTP over PCIe VDM.			
Length: Length of the PCIe VDM Data in dwords. Implementations shall support baseline transmission unit defined in the <u>MCTP Base Specification</u> . For example, supporting a baseline transmission unit of 64 bytes requires supporting PCIe VI up to 16 dwords. An implementation may optionally support larger transfer unit				
PCI Requester ID	Bus/device/function or bus/function number of the managed endpoint sending the message.			
Pad Len	Pad Length (2-bits). 1-based count (0 to 3) of the number of 0×00 pad bytes that have been added to the end of the packet to make the packet dword aligned with respect to PCIe. Because only packets with the EOM bit set to $1b$ are allowed to be less than the transfer unit size, packets that have the EOM bit set to $0b$ will already be dword aligned and will thus not require any pad bytes and will have a pad length of $00b$.			
MCTP VDM Code	Value that uniquely differentiates MCTP messages from other DMTF VDMs. Set to 0000b for this transport mapping as defined in this specification.			
Message Code (8 bits). Set to 0111_1111b to indicate a Type 1 VDM.				
PCI Target ID (16 bits). For Route by ID messages, this is the bus/device/function number or bus/function number that is the physical address of the target endpoint. This field ignored for Broadcast and for Route to Root Complex messages.				
Vendor ID	(16 bits). Set to 6836 ($0x1AB4$) for DMTF VDMs. The most significant byte is in byte 10, the least significant byte is byte 11.			
Orthogonal Headers (OHC)				
OHC-A4	Includes the Destination Segment and Destination Segment Valid			
	Note: The PASID and PSV fields in OHC-A4 are not relevant to MCTP VDMs.			
OHC-C	Includes Requester Segment, RSV (Requester Segment Valid) and IDE parameters.			
MCTP Header				

Field	Description			
RSVD	MCTP reserved (4 bits). Set these bits to 0 when generating a message. Ignore them on incoming messages.			
Hdr Version	MCTP version (4 bits)			
	0001b: For MCTP devices that conform to the <u>MCTP Base Specification</u> and this version of the PCIe VDM transport binding.			
	All other settings: Reserved to support future packet header field expansion or header version.			
MCTP Trailer	MCTP Trailer			
00h PAD	Pad bytes. 0 to 3 bytes of $00h$ as required to fill out the overall PCIe VDM data to be an integral number of dwords. Because only packets with the EOM bit set to $1b$ are allowed to be less than the transfer unit size, packets that have the EOM bit set to $0b$ will already be dword aligned, and will thus not require any pad bytes and will have a pad length of $00b$.			
PCIe Trailer (3 options if exists)				
TLP Digest / (32 bits). TLP Digest / ECRC (End-to-end CRC).				
IDE MAC	(96 bits). IDE Message Authentication Code (MAC).			
IDE MAC + PCRC	(128 bits). IDE Message Authentication Code (MAC) + Plaintext CRC			

6.3 Supported media

284

285

286

287

288 289

290

291

292

293

This physical transport binding has been designed to work with the following media as defined in DSP0239 and listed in Table 3. Use of this binding with other types of physical media is not covered by this specification. Refer to DSP0239 for all supported physical media by MCTP transport bindings.

An implementation that is compliant with this specification shall at least support one of the PCIe media listed in Table 3. Note that the CXL is built on the PCI Express (PCIe) physical and electrical interface.

Table 3 - Supported media

Physical Media Identifier	Description
0x08	PCIe revision 1.1 compatible
0×09	PCIe revision 2.0 compatible
0×0A	PCIe revision 2.1 compatible
0x0B	PCIe revision 3.x compatible
0x0C	PCle revision 4.x compatible
0x0D	PCle revision 5.x compatible, CXL 1.x/2.x compatible
0×0E	PCIe revision 6.x Non-Flit Mode Compatible,
0x40	PCIe revision 6.x Flit Mode Compatible, CXL 3.X compatible

Note: The compatibility mentioned above is to a specific PCIe specification version and not to a specific speed. For example, a device reporting compatibility to PCIe 4.X may still operate in Gen3 or lower speeds.

16 Published Version 1.3.1

295

296

297 298

299

300

301

302

303

304

305

306

307

308 309

310

311

312

313314

315

316317

318

6.4 Physical address format for MCTP control messages

The address format shown in Table 4 (Non-Flit Mode) and Table 5 (Flit Mode) is used for MCTP control commands that require a physical address parameter to be returned for a bus that uses this transport binding with one of the supported media types listed in 6.3 This includes commands such as the Resolve Endpoint ID, Routing Information Update, and Get Routing Table Entries commands.

Table 4 – Physical address format (Non-Flit Mode)

Format Size	Address Type	Layout and Description	
2 bytes	Bus Device Function (BDF)	byte 1	[7:0] – Bus number
ĺ		byte 2	[7:3] – Device number
(BDF ID)			[2:0] – Function number
2 bytes	Alternate Routing Identifier (ARI)	byte 1	[7:0] – Bus number
(ARI ID)		byte 2	[7:0] – Function number

Table 5 – Physical address format (Flit Mode)

Format Size	Address Type	Layout and Description	
	Segment, Bus Device Function (BDF)	byte 1	[7:0] – Segment number
3 bytes		byte 2	[7:0] – Bus number
(Segment, BDF ID)		byte 3	[7:3] – Device number
335)			[2:0] – Function number
3 bytes	Segment, Alternate Routing Identifier (ARI)	byte 1	[7:0] – Segment number
(Segment, ARI		byte 2	[7:0] – Bus number
ID)		byte 3	[7:0] – Function number

Note: If a message is received in Non-Flit Mode or in Flit Mode without OHC-A4 present, or with OHC-A4 present but DSV bit cleared, then the segment number used to create the physical address is implicitly set to the local segment. In the same manner, to translate a physical address received in Non-Flit Mode format to Flit Mode format, the local segment number shall be added.

6.5 Message routing

Physical packet routing within a PCIe bus uses routing as defined by the PCIe specification. PCIe physical routing/bridging is not the same as MCTP bridging. PCIe physical routing/bridging is generally transparent to MCTP. There are no MCTP-defined functions for configuring or controlling the setup of a PCIe bus. The following types of PCIe addressing are used with MCTP messages:

Route by ID

All MCTP over PCIe VDM packets between endpoints that are not the bus owner shall use Route by ID for message routing.

The MCTP bus owner shall use Route by ID for messages to individual MCTP endpoints.

MCTP endpoints are required to capture the PCIe source physical address (including segment ID in Flit Mode) and the MCTP source EID when receiving an EID assignment MCTP control request message. This is because this request can only be issued by the MCTP bus owner.

Any MCTP PCIe VDM message received with this routing and Destination EID set to 0xFFh (Broadcast ID) should be dropped.

Route to Root Complex (RC)

319

320

321 322

323

324

325 326

327

328

329

330

331

332

333

334

335

336

337

338

339

340 341

342

343 344

345346

347

357

362

MCTP endpoints shall use this routing for the Discovery Notify request message to the MCTP bus owner as part of the MCTP over PCIe VDM discovery process.

The MCTP endpoints shall use this routing for responding to the MCTP control request messages that were sent using Broadcast from Root Complex.

If the MCTP bus owner is in the PCIe root complex, then these messages should be directly accessed by the MCTP bus owner.

In designs where the PCIe MCTP Bus Owner is not in the PCIe root complex, these messages shall be relayed to the MCTP bus owner. The communication of MCTP PCIe VDM packets that are destined to the MCTP bus owner outside the PCIe root complex relies on the root complex relaying any MCTP over PCIe VDM messages received using Route to Root Complex to the MCTP bus owner. That communication is implementation-specific and is outside the scope of this specification. A receiver of an MCTP PCIe VDM message with this routing may ignore the Destination EID.

Broadcast from Root Complex (RC)

The MCTP bus owner should use Broadcast from Root Complex (RC) for the transmission of Prepare for Endpoint Discovery and Endpoint Discovery messages.

If the MCTP bus owner is in the PCIe root complex, the MCTP bus owner should use PCIe root complex for this routing for the Prepare for Endpoint Discovery and Endpoint Discovery messages as part of the MCTP over PCIe VDM discovery process. If the MCTP bus owner is not in the Root Complex, then the MCTP bus owner may use an implementation-specific scheme to signal the transmission of Prepare for Endpoint Discovery and Endpoint Discovery messages.

If any other MCTP PCIe VDM message is received with this routing, then the message should be dropped. Any MCTP PCIe VDM message using this routing should use a destination EID of 0xFF. A receiver of an MCTP PCIe VDM message with this routing may ignore the Destination EID.

6.5.1 Routing peer transactions on a PCle bus

The PCIe specification does not require peer-to-peer routing support in PCIe root complexes or switches. For this reason, MCTP over PCIe VDM messages may need to be routed through an MCTP bridge in the

MCTP bus owner. When peer-to-peer routing of MCTP PCIe VDM messages between two MCTP

endpoints requires routing through a PCle root complex and the PCle root complex does not support

peer-to-peer routing, then all MCTP over PCIe VDM messages between two MCTP endpoints shall be routed to or through an MCTP bridge located in the PCIe root complex. If the MCTP bus owner is in the

PCIe root complex, and the PCIe root complex supports peer-to-peer routing, then the PCIe root complex

shall use direct physical addressing to support routing between two MCTP endpoints on the PCIe bus for

356 the non-flit mode.

6.5.2 Routing messages between PCle and other buses

All MCTP messages that span between PCle and other buses shall be sent through the MCTP bus owner. The MCTP bus owner has the destination EID routing tables necessary to route messages

360 between the two bus segments.

361 If an endpoint is aware of multiple routes to a destination over multiple bus types, a higher-level

algorithm/protocol above MCTP shall be used to determine which bus/route to use. Typically, this

decision can be based on facts such as power state and MCTP discovery state.

365

366

367

368

370

371

372

6.5.3 Routing Messages in Between Flit Mode and Non-Flit Mode domains

Generally, PCIe rules for routing between segments and presence and values of the Requester Segment and Destination Segment need to be followed so that MCTP can route "transparently" in the presence of PCIe Flit Mode domains.

Figure 4 describes the possible transitions between Flit Mode and Non-Flit Mode domains:




Figure 4 - Flit Mode to Non-Flit Mode routing options

Table 6 – Address Translations when transitioning between Flit Mode and Non-Flit Mode hierarchies

Scenario	Fields translation by Root Port/Bridge	Requires MCTP Bridge?	Example (based on Figure 4)
Flit Mode to Non-Flit Mode or Flit Mode to Flit Mode within segment	Use Target ID and Requester ID as is.	No	(b) to (a) or (i) to (j)

Scenario	Fields translation by Root Port/Bridge	Requires MCTP Bridge?	Example (based on Figure 4)
Flit Mode to Non-Flit Mode across segments	Route to segment indicated by EID lookup.	Yes	(i) to (f)
	Requester ID in destination segment = {bridge BDF}		
	MCTP bridge shall replace the target ID based on EID lookup.		
Flit Mode to Flit Mode across segments	Route to segment indicated by Destination Segment. Target ID kept as is. Requester ID = source Requester ID (no change by MCTP bridge)	No	(j) to (g)
Non-Flit Mode to Flit Mode within segment	Use Target ID and Requester ID as is.	No	(f) to (g)
Non-Flit Mode to Flit Mode across segments	Route to segment indicated by EID lookup.	Yes	(f) to (i)
acress esgineine	Requester ID in destination segment = {source segment, source BDF}		
	MCTP bridge shall replace the target ID based on EID lookup.		
Non-Flit Mode through Flit Mode fabric across	Route to segment indicated by EID lookup.	Yes	(e) to (c) or (e) to (i)
segments	Requester ID in destination segment = Bridge ID		()
	MCTP bridge shall replace the Target ID based on EID lookup. The MCTP bridge(s) on which Non-Flit Mode island resides shall be aware of it and translate accordingly.		
Flit Mode to Flit Mode in a Non-Flit Mode island	Use Target ID and Requester ID as is. Segment ID is ignored for the routing.	No	(e) to (d)
	Note: The segment ID seen by these endpoints may be different from the actual ID of the segment as described in the PCle base specification.		

When a message crosses the boundary between Flit Mode and Non-Flit Mode hierarchies, the Segment part of the address may be removed (Flit Mode to Non-Flit Mode) or added (Non-Flit Mode to Flit Mode). Table 6 describes the translations done when a message crosses between Flit Mode and Non-Flit Mode hierarchies in various scenarios. The "Requires MCTP Bridge" column in Table 6 indicates whether the described scenario requires one or more PCIe Root Ports to function as an MCTP bridge, as DSP0236 describes. The "Example" column in Table 6 provides an example of the described scenario using the topology shown in Figure 4.

- To identify the physical address to use, an endpoint may use the Resolve Endpoint ID command that translates an EID to a physical address. As endpoints in Non-Flit Mode may not be aware of the Flit Mode address format, when such an endpoint is requesting the address of a Flit Mode device it should receive a physical address it knows how to use, hence the address shall not include a segment number. In case the resolved EID is in a different segment, the physical address shall point to an MCTP bridge that can translate and route based on the destination EID to a physical address in another segment.
- Note: This mechanism assumes the EIDs are unique across all segments, and that physical addressing is not used when crossing between Flit Mode and Non-Flit Mode hierarchies.
- A bus owner may discover the Physical medium supported by an endpoint using the Query Supported Interfaces command defined in <u>DSP0236</u>. If the command is not supported, and the bus owner has no other method to detect the supported medium, then a Non-Flit Mode support shall be assumed.

6.5.4 Example of Resolve Endpoint ID response

The table below describes possible responses to Resolve Endpoint ID requests based on the requester and the requested target. The examples are based on Figure 4:

Table 7 - Address used for routing examples

Requester	Requester target	Responding MCTP bus owner	Response (Physical address)
b	а	Root Port 1	{B,D,F} of (a)
i	j	Root Port 4	{S,B,D,F} of (j)
i	f	Root Port 4	{S,B,D,F} of MCTP bridge 4
j	g	Root port 4	{S,B,D,F} of (g)
f	g	Root port 3	{B,D,F} of MCTP bridge 3
f	i	Root port 3	{B,D,F} of MCTP bridge 3
е	С	Root port 3	{B,D,F} of MCTP bridge 3
е	i	Root port 3	{B,D,F} of MCTP bridge 3
е	f	Root port 3	{B,D,F} of (f)

396 Notes:

397

398 399

400

401

402

405

392

393

394

395

- The MCTP bus owner may choose to return its own address instead of the endpoint address in all cases. In this case, all the traffic will be bridged. The chosen routing method is implementation dependent and is outside of the scope of this specification.
- When a {B,D,F} of MCTP bridge is mentioned, it can be any function within the root complex acting as the MCTP bus owner.

6.6 Bus owner address

The MCTP PCIe VDM bus owner functionality shall be accessible through "Route to Root Complex" addressing.

6.7 Bus and Segment address assignment for PCle

406 PCIe bus and segment addresses are assigned by the mechanisms specified in PCIe.

6.8 Host dependencies

MCTP over PCIe VDM, when used in a typical "PC" computer system, has a dependency on the host CPU, host software, power management states, link states, and reset. Some of these dependencies are described as follows:

Reset

Assertion of "Fundamental Reset" or "Conventional Reset" on the bus causes both the host functionality as well as the MCTP PCIe VDM communication on an MCTP endpoint to be reset. From the assertion "Fundamental Reset" or "Conventional Reset" until a physical address is assigned as part of the PCIe fabric enumeration, no MCTP over PCIe VDM messages can be sent to the MCTP endpoint.

Similarly, if MCTP PCIe VDM communication is supported on a function of a PCIe device, a function level reset (FLR) may reset MCTP PCIe VDM endpoint as well as MCTP PCIe VDM communication on that function. An MCTP PCIe VDM endpoint may not be able to respond to PCIe VDMs during FLR. The PCIe device may use mechanisms outside of this specification to notify function's FLR to delay any PCIe VDM communication until the FLR processing is complete.

A PCIe hot reset may reset a MCTP PCIe VDM endpoint. An implementation should retain the EID during a PCIe hot reset.

An MCTP PCIe VDM endpoint that is reset may need to be reinitialized and/or rediscovered.

Configuration and enumeration

Following the de-assertion "Fundamental Reset" or "Conventional Reset", the software running on the host CPU configures and enumerates the PCle fabric. Failure of the host CPU or boot software to properly configure and enumerate the PCle fabric prevents it from being used for MCTP over PCle VDM messaging.

Power management states

The host (as defined in the context of the PCI Express specification) controls PCIe bus power management. The host may power down PCIe devices and links, or place them in sleep states, independent of management controllers, which may cause MCTP PCIe VDM communication to be unavailable. An MCTP PCIe VDM endpoint on a PCIe device may not be able to respond to PCIe VDMs in low power states or sleep states. The PCIe device may notify using mechanisms outside of this specification of the current power state to delay any PCIe VDM communication until the PCIe device transitions to a state where the PCIe VDM communication is available. Depending on the device usage in the system, a PCIe device may retain or lose states such as EID, "discovered" state, and routing information (if the device is an MCTP bridge). A PCIe device that loses MCTP PCIe VDM communication state needs to be reinitialized and/or rediscovered after it returns to a power state that supports MCTP over PCIe VDM communication.

Link states

The PCIe link states affect MCTP over PCIe VDM communications. MCTP over PCIe VDM communication can be performed only when the PCIe link is in a state that allows VDM communications. The mechanisms for PCIe link state transitions are outside the scope of this specification.

450

451

452

• PCIe Root Complex

PCIe Root Complex (RC) is responsible for communicating Route to Root Complex MCTP over PCIe VDM discovery messages to the MCTP bus owner.

6.9 Discovery Notify message use for PCle

- 453 An MCTP control Discovery Notify message shall be sent from a PCIe endpoint to the MCTP bus owner
- whenever the physical address for the device changes (that is, the endpoint receives a Type 0
- 455 configuration write request and the bus number and/or the segment number is different from the currently
- 456 stored bus and segment numbers) and the assigned bus number and optional segment number have
- been captured by the endpoint. This occurs on the first Type 0 configuration write following a PCIe bus
- 458 reset during initial enumeration, or during re-enumeration where the bus or segment number has changed
- 459 (for example, because of a hot plug event, bus reset, and so on).
- 460 Endpoints use the Discovery Notify command to inform the MCTP bus owner that it needs to update the
- endpoint's ID. The Discovery Notify command shall be sent with the PCIe message routing set to 000b
- 462 (Route to Root Complex), the Destination Endpoint ID for the Discovery Notify message shall be set to
- 463 the Null Destination EID. The Source Endpoint ID field shall be set to the Null Source EID if the device
- 464 has not yet been assigned an EID; otherwise, it shall contain the assigned EID value. If the MCTP bus
- 465 owner is not in the PCIe root complex, the PCIe root complex provides Discovery Notify command
- information to the MCTP bus owner using implementation specific mechanisms. These mechanisms are
- outside the scope of this specification.

6.10 MCTP over PCIe endpoint discovery

This clause describes the steps used to support discovering MCTP endpoints on PCIe.

6.10.1 Discovered flag

- 471 Each endpoint (except the bus owner) on the PCIe bus maintains an internal flag called the *Discovered*
- 472 flag

468

470

478

479

480

481 482

483

484

485

- 473 The flag is set to the *discovered* state when the Set Endpoint ID command is received.
- The Prepare for Endpoint Discovery message causes each recipient endpoint on the PCIe bus to set their
- 475 respective Discovered flag to the *undiscovered* state. For the Prepare for Endpoint Discovery request
- 476 message, the routing in the physical transport header should be set to 011b (Broadcast from Root
- 477 Complex). An endpoint also sets the flag to the *undiscovered* state at the following times:
 - Whenever the PCIe physical address associated with the endpoint is initially assigned or is changed to a different value.
 - Whenever an endpoint first appears on the bus and requires an EID assignment. A device shall
 have been enumerated on PCI and have a bus/device/function or bus/function number before it
 can do this.
 - During operation, if an endpoint enters a state that causes it to lose its EID assignment.
 - For endpoints that have already received an EID assignment but are in any temporary state
 where the endpoint was unable to respond to MCTP control requests for more than TRECLAIM
 seconds.
- 487 Only endpoints that have their Discovered flag set to *undiscovered* shall respond to the Endpoint
- 488 Discovery message. Endpoints that have the flag set to discovered shall not respond to the Endpoint
- 489 Discovery message.

- 490 For PCIe endpoints, an Endpoint Discovery broadcast request message can be sent by the MCTP bus
- 491 owner to discover all MCTP-capable devices. MCTP-capable endpoints respond with an Endpoint
- 492 Discovery response message.
- 493 An MCTP-capable endpoint shall respond to broadcast MCTP control request messages only if a PCI bus
- 494 number and in Flit-Mode, a segment number and a bus number are assigned to the associated PCIe
- 495 function; otherwise, the endpoint should silently discard such MCTP messages.

6.10.2 PCle endpoint announcement

- 497 One or more endpoints may announce their presence and their need for an EID assignment by
- 498 autonomously sending a Discovery Notify message to the bus owner. This would typically trigger the
- 499 MCTP bus owner to perform the PCIe endpoint discovery/enumeration processes described in the
- 500 following subclauses.

6.10.3 Full endpoint Discovery/Enumeration

The following process is typically used when the MCTP bus owner wishes to discover and enumerate all MCTP endpoints on the PCIe bus.

- The MCTP bus owner issues a broadcast Prepare for Endpoint Discovery message. This message causes each discoverable endpoint on the bus to set its PCIe endpoint Discovered flag to undiscovered. Depending on the number of endpoints and the buffer space available in the MCTP bus owner, the MCTP bus owner may not receive all of the response messages. The discovery process does not require the MCTP bus owner to receive all the response messages to the Prepare for Endpoint Discovery request. Because the MCTP bus owner cannot determine that all endpoints have received the Prepare for Endpoint Discovery request, it is recommended that Prepare for Endpoint Discovery request is retried MN1 times to help ensure that all endpoints have received the request. The MCTP bus owner is not required to wait for MT2 time interval between the retries.
- 2) The MCTP bus owner should wait for MT2 time interval to help ensure that all endpoints that received the Prepare for Endpoint Discovery request have processed the request.
- 3) The MCTP bus owner issues a broadcast Endpoint Discovery request message. All MCTP-capable devices that have their Discovered flag set to undiscovered will respond with an Endpoint Discovery response message.
- 4) Depending on the number of endpoints and the buffer space available in the MCTP bus owner, the MCTP bus owner receives some or all these response messages. For each response message received from an undiscovered MCTP-capable device PCIe bus/device/function or bus/function number, the MCTP bus owner issues a Set Endpoint ID command to the physical address for the endpoint. This causes the endpoint to set its Discovered flag to discovered. From this point, the endpoint shall not respond to the Endpoint Discovery command until another Prepare for Endpoint Discovery command is received, or some other condition causes the Discovered flag to be set back to undiscovered.
- 5) If the MCTP bus owner received any responses to the Endpoint Discovery request issued in Step 3, then it shall repeat steps 3 and 4 until it no longer gets any responses to the Endpoint Discovery request. In this case, then the MCTP bus owner is allowed to send the next Endpoint Discovery request without waiting for MT2 time interval. If no responses were received by the MCTP bus owner to the Endpoint Discovery request within the MT2 time interval, then the discovery process is completed.

After the initial endpoint enumeration, it is recommended that the MCTP bus owner maintains a list of the unique IDs for the endpoints it has discovered and reassigns the same IDs to those endpoints if a physical address changes during system operation.

537

538

539

540

541

542

543

544

545

546

547

548 549 An MCTP-capable endpoint may respond to Route by ID Prepare for Endpoint Discovery and Endpoint Discovery request messages.

Figure 5 provides an example of flow of operations for full endpoint discovery when the MCTP Bus Owner resides in the PCIe RC.

Full PCle MCTP Endpoint Discovery Example




Figure 5 – Example Flow of operations for full MCTP Discovery over PCle

Note: In this example flow, the destination EID in Set Endpoint ID Request is set to Null if not assigned before.

6.10.4 Partial endpoint Discovery/Enumeration

This process is used when the MCTP bus owner wishes to discover endpoints that may have been added to the bus after full enumeration has been done. This situation can occur if a device has its physical address change after the full enumeration has been done, or when a hot-plug device is added to the system, or if a device that is already present in the system—but was in a disabled or powered-down state—comes on-line.

Version 1.3.1 Published 25

The partial discovery process is the same as the full discovery process except that the MCTP bus owner skips the step of broadcasting a Prepare for Endpoint Discovery command to avoid clearing the Discovered flags of already discovered endpoints.

The partial discovery process may be initiated when a device that is added or enabled for MCTP sends a Discovery Notify message to the MCTP bus owner. The MCTP bus owner may also elect to periodically issue a broadcast Endpoint Discovery message to test whether any undiscovered endpoints have been missed. The Discovery Notify message provides the MCTP bus owner with the physical address of the MCTP PCIe endpoint. The MCTP bus owner can then send a direct Endpoint Discovery message to the endpoint to confirm that the device has not been discovered. The MCTP bus owner then issues a Set Endpoint ID command to the physical address for the endpoint which causes the endpoint to set its Discovered flag to discovered.

It is recommended that the MCTP bus owner maintains a list of the unique MCTP EIDs for the endpoints it has discovered and reassigns the same MCTP EIDs to those endpoints if a physical address changes during system operation.

An MCTP-capable endpoint may respond to Route by ID Endpoint Discovery request messages.

Figure 6 provides an example of flow of operations for partial endpoint discovery when the MCTP Bus Owner resides in the PCIe RC.

Partial PCIe MCTP Endpoint Discovery




Figure 6 - Flow of operations for Partial Endpoint Discovery

6.10.5 Endpoint re-enumeration

If the bus implementation includes hot-plug devices, the bus owner shall perform a full or partial endpoint discovery any time the MCTP bus owner goes into a temporary state where the MCTP bus owner can miss receiving a Discovery Notify message (for example, if the bus owner device is reset or receives a firmware update). Whether a full or partial endpoint discovery is required is dependent on how much information the MCTP bus owner retains from prior enumerations.

26 Published Version 1.3.1

576

577

578

579

6.11 MCTP messages timing requirements

Table 8 lists MCTP-specific timing requirements for MCTP messages and operation on the PCIe VDM medium. All MCTP Messages over PCIe VDM shall comply with the timing specification listed in Table 8 unless overridden by the specific message type binding.

Table 8 – Timing specifications for MCTP messages on PCle VDM

Timing Specification	Symbol	Min	Max	Description
Endpoint ID reclaim	TRECLAIM	_	5 sec	Maximum interval that an endpoint is allowed to be non-responsive to MCTP control messages before its EID may be reclaimed by the bus owner.
				A bus owner shall wait at least for this interval before an EID of the non-responsive endpoint is reclaimed.
Number of request retries	MN1	2	See Description column	Total of three tries, minimum: the original try plus two retries. The maximum number of retries for a given request is limited by the requirement that all retries shall occur within MT4, max of the initial request.
Request-to-response time	MT1	_	120 ms	This interval is measured at the responder from the end of the reception of an MCTP control request to the beginning of the transmission of the corresponding MCTP control response. This requirement is tested under the condition where the responder can successfully transmit the response on the first try.
Time-out waiting for a response	MT2	MT1 max ^[1] + 6 ms	MT4, min ^[1]	This interval at the requester sets the minimum amount of time that a requester should wait before retrying an MCTP control request. This interval is measured at the requester from the end of the successful transmission of the MCTP control request to the beginning of the reception of the corresponding MCTP control response.
				NOTE: This specification does not preclude an implementation from adjusting the minimum time-out waiting for a response to a smaller number than MT2 based on the measured response times from responders. The mechanism for doing so is outside the scope of this specification.
Instance ID expiration interval	MT4	5 sec ^[2]	6 sec	Interval after which the instance ID for a given response will expire and become reusable if a response has not been received for the request. This is also the maximum time that a responder tracks an instance ID for a given request from a given requester.

Timing S	Specification	Symbol	Min	Max	Description
NOTE 1:	E 1: Unless otherwise specified, this timing applies to the mandatory and optional MCTP commands.				
NOTE 2:	If a requester is reset, it may produce the same sequence number for a request as one that was previously issued. To guard against this, it is recommended that sequence number expiration be implemented. Any request from a given requester that is received more than MT4 seconds after a previous, matching request should be treated as a new request, not a retry.				

MCTP PCIe VDM Transport Binding Specification

580 581		ANNEX A (informative)
582		(mormative)
583		Notations and conventions
584	Notations	
585	Examples of notation	ons used in this document are as follows: list into text needed
586 587 588	• 2:N	In field descriptions, this will typically be used to represent a range of byte offsets starting from byte two and continuing to and including byte N. The lowest offset is on the left, the highest is on the right.
589 590	• (6)	Parentheses around a single number can be used in message field descriptions to indicate a byte field that may be present or absent.
591 592	• (3:6)	Parentheses around a field consisting of a range of bytes indicates the entire range may be present or absent. The lowest offset is on the left, the highest is on the right.
593 594 595	• <u>DSP0236</u>	Underlined, blue text is typically used to indicate a reference to a document or specification called out in Clause 2, "Normative References" or to items hyperlinked within the document.
596	• rsvd	Abbreviation for Reserved. Case insensitive.
597 598	• [4]	Square brackets around a number are typically used to indicate a bit offset. Bit offsets are given as 0-based values (that is, the least significant bit [LSb] offset = 0).
599 600	• [7:5]	A range of bit offsets. The most significant bit is on the left, the least significant bit is on the right.
601 602	• 1b	The lower case "b" following a number consisting of 0s and 1s is used to indicate the number is being given in binary format.
603	• 0x12A	A leading "0x" is used to indicate a number given in hexadecimal format.

604 ANNEX B 605 (informative) 606

Change log

Version	Date	Description		
1.0.0	2009-07-28	Initial release		
1.0.1	2009-10-30	Created erratum to clarify Length field definition of PCle VDM header for MCTP PCle VDM transport binding, modify introduction section, and clean up references section.		
1.0.2	2014-12-07	Clarifications to TD bit usage. Added TLP Digest/ECRC to packet figure and to field descriptions table.		
1.1.0	2018-10-24	Added support for PCle Gen 3, PCle Gen 4, and ARI.		
		Fixed Figure 1 to cover PCIe 1.0/2.0/2.1/3.X/4.0.		
		Clarified MCTP over PCIe VDM compliant management device requirements.		
		Clarified Endpoint ID reclaim definition.		
		Clarified MCTP bus owner requirements in the specification. Eliminated PCle bus owner term and replaced it with PCle root complex where applicable.		
1.2.0	2021-03-02	Added support for PCIe Gen 5.X, CXL 1.X, and CXL 2.X.		
1.2.1	2023-12-12	Added a clarification for bus number assignment before responding to broadcast MCTP control messages.		
		Added clarifications that an MCTP-capable endpoint may respond to Route by ID discovery request messages.		
1.3.0	2024-08-09	Added PCle 6.x Flit Mode and Non-Flit mode support.		
		Fixed full endpoint discovery example flow		
		Addressed the following issues:		
		Removed duplicate reference to DSP0236		
		Added default action for non-supported parameters		
		Clarified the distinction between PCle gen and PCle rev.		
		Clarified the destination EID to use per routing method		
		Clarified behavior under reset or power down conditions.		
		 Allow route by ID for Endpoint Discovery and Endpoint Discovery request messages. 		
		Generalized timing requirements to all message types.		
1.3.1	2025-07-07	Fixed issue #1476 of routing Flit Mode to Non-Flit mode asymmetric routing vs. routing of Non-Flit Mode to Flit mode		
		Fixed issue #1377 When is it safe to send MCTP Discovery Notify over PCle VDM?		
		Fixed issue #1338 questions on feasibility of an MC as the MCTP PCIe bus owner		
		Fixed issue #1196 Need clarification on EID operation following PCIe Conventional reset		

607