

2 Document Identifier: DSP0238

Date: 2024-04-02

Version: 1.3.0WIP80

# **5 Management Component Transport Protocol**

- (MCTP) PCIe VDM Transport Binding
- Specification

1

3

4

## Information for Work-in-Progress version:

**IMPORTANT:** This document is not a standard. It does not necessarily reflect the views of DMTF or its members. Because this document is a Work in Progress, this document may still change, perhaps profoundly and without notice. This document is available for public review and comment until superseded.

Provide any comments through the DMTF Feedback Portal:

https://www.dmtf.org/standards/feedback

8 Supersedes: 1.2.1

9 **Document Class: Normative** 

10 Document Status: Work in Progress

11 Document Language: en-US

- 12 Copyright Notice
- 13 Copyright © 2009, 2014, 2018, 2021, 2023, 2024 DMTF. All rights reserved.
- 14 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
- 15 management and interoperability. Members and non-members may reproduce DMTF specifications and
- 16 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to
- time, the particular version and release date should always be noted.
- 18 Implementation of certain elements of this standard or proposed standard may be subject to third-party
- patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations
- 20 to users of the standard as to the existence of such rights and is not responsible to recognize, disclose, or
- 21 identify any or all such third-party patent right owners or claimants, nor for any incomplete or inaccurate
- 22 identification or disclosure of such rights, owners, or claimants. DMTF shall have no liability to any party,
- in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, disclose, or
- 24 identify any such third-party patent rights, or for such party's reliance on the standard or incorporation
- 25 thereof in its products, protocols, or testing procedures. DMTF shall have no liability to any party
- implementing such standards, whether such implementation is foreseeable or not, nor to any patent
- 27 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is
- 28 withdrawn or modified after publication, and shall be indemnified and held harmless by any party
- implementing the standard from any and all claims of infringement by a patent owner for such
- 30 implementations.
- 31 For information about patents held by third-parties which have notified DMTF that, in their opinion, such
- 32 patents may relate to or impact implementations of DMTF standards, visit
- 33 https://www.dmtf.org/about/policies/disclosures.
- 34 PCI-SIG, PCIe, and the PCI HOT PLUG design mark are registered trademarks or service marks of PCI-
- 35 SIG.
- 36 All other marks and brands are the property of their respective owners.
- 37 This document's normative language is English. Translation into other languages is permitted.

76

## CONTENTS

39	Foreword			
40	Intr	roductio	on	6
41	1	Scop	e	7
42	2		native references	
43	3		is and definitions	
44	Ū	3.1	Destination Physical Address	
45		3.2	Flit Mode	
46		3.3	MCTP PCIe Endpoint	
47		3.4	PCIe Segment	
48		3.5	Target Physical Address	
49	4	Symb	pols and abbreviated terms	9
50		4.1	PCIe®	
51		4.2	VDM	
52		4.3	CXL™	9
53		4.4	FM	9
54		4.5	NFM	9
55		4.6	IDE	
56		4.7	OHC	
57		4.8	TLP	9
58	5	Conv	rentions	
59		5.1	Reserved and unassigned values	
60		5.2	Byte ordering	10
61	6	MCTI	P over PCI Express VDM transport	10
62		6.1	Overview	
63		6.2	Packets format	
64		6.3	Supported media	
65		6.4	Physical address format for MCTP control messages	
66		6.5	Message routing	
67		6.6	Bus owner address	
68		6.7	Bus and Segment address assignment for PCIe	
69		6.8	Host dependencies	
70		6.9	Discovery Notify message use for PCIe	
71		6.10	MCTP over PCIe endpoint discovery	
72		6.11	MCTP messages timing requirements	
73			(informative) Notations and conventions	
74	AN	INEX B	(informative) Change log	30
75				

iم		r0	_
ıу	u	re	Э

78	Figure 1 – MCTP over PCI Express Vendor Defined Message (VDM) packet format (Non-Flit Mode)	11
79 80	Figure 2 – MCTP over PCI Express Vendor Defined Message (VDM) Packet Format (Flit Mode within Segment without IDE)	
81 82	Figure 3 – MCTP over PCI Express Vendor Defined Message (VDM) Packet Format (Flit Mode across segments and/or with IDE)	
83	Figure 4 – Flit Mode to Non-Flit Mode routing options	20
84	Figure 5 – Flow of operations for full MCTP Discovery over PCIe	
85	Figure 6 – Flow of operations for Partial Endpoint Discovery	
86		
87	Tables	
88	Table 1 – PCI Express medium-specific MCTP packet fields	11
89	Table 2 – PCI Express Medium-Specific MCTP Packet Fields in Flit Mode	15
90	Table 3 – Supported media	16
91	Table 4 – Physical address format (Non-Flit Mode)	17
92	Table 5 – Physical Address Format (Flit Mode)	17
93	Table 6 – Address Translations when transitioning between Flit Mode and Non-Flit Mode hierarchies	19
94	Table 7 – Address used for routing example	21
95 96	Table 8 – Timing specifications for MCTP Control messages on PCIe VDM	27

97	Foreword
98 99	The Management Component Transport Protocol (MCTP) PCIe VDM Transport Binding Specification (DSP0238) was prepared by the PMCI Working Group.
100 101	The DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems management and interoperability.
102	Acknowledgments
103	DMTF acknowledges the following individuals for their contributions to this document:
104	Editors:
105	Hemal Shah – Broadcom Inc.
106	Tom Slaight – Intel Corporation
107	Eliel Louzoun – Intel Corporation
108	Contributors:
109	Patrick Caporale – Lenovo
110	Yuval Itkin – NVIDIA Corporation
111	Patrick Schoeller – Hewlett Packard Enterprise
112	Bob Stevens – Dell Technologies
113	Janusz Jurski – Intel Corporation
114	Steve Glaser – Nvidia Corporation
115	Mariusz Oriol – Intel Corporation

116	Introduction
117 118 119	The Management Component Transport Protocol (MCTP) over PCIe VDM transport binding defines a transport binding for facilitating communication between platform management subsystem components (e.g., management controllers, management devices) over PCIe.
120 121 122 123 124	The <u>MCTP Base Specification</u> describes the protocol and commands used for communication within and initialization of an MCTP network. The MCTP over PCIe VDM transport binding definition in this specification includes a packet format, physical address format, message routing, and discovery mechanisms for MCTP over PCIe VDM communications.

## 125 **1 Scope**

- 126 This document provides the specifications for the Management Component Transport Protocol (MCTP)
- transport binding using PCIe Vendor Defined Messages (VDMs).

## 128 2 Normative references

- The following referenced documents are indispensable for the application of this document. For dated
- 130 references, only the edition cited applies. For undated references, the latest edition of the referenced
- document (including any amendments) applies.
- 132 CXL Consortium, Compute Express Link™ (CXL™) Specification Revision 1.0,
- 133 <a href="https://www.computeexpresslink.org">https://www.computeexpresslink.org</a>
- 134 CXL Consortium, Compute Express Link™ (CXL™) Specification Revision 1.1,
- 135 <a href="https://www.computeexpresslink.org">https://www.computeexpresslink.org</a>
- 136 CXL Consortium, Compute Express Link™ (CXL™) Specification Revision 2.0,
- 137 <a href="https://www.computeexpresslink.org">https://www.computeexpresslink.org</a>
- 138 DMTF DSP0236, Management Component Transport Protocol (MCTP) Base Specification 1.3
- https://www.dmtf.org/sites/default/files/standards/documents/DSP0236\_1.3.pdf
- 140 DMTF DSP0239, Management Component Transport Protocol (MCTP) IDs and Codes 1.9
- 141 https://www.dmtf.org/sites/default/files/standards/documents/DSP0239 1.9.pdf
- 142 ISO/IEC Directives, Part 2, Principles and rules for the structure and drafting of ISO and IEC documents,
- 143 https://www.iso.org/sites/directives/current/part2/index.xhtml
- 144 PCI-SIG, PCI Express® Base Specification Revision 1.1, March 8, 2005,
- 145 http://www.pcisig.com/specifications/
- 146 PCI-SIG, PCI Express® Base Specification Revision 2.0, December 20, 2006,
- 147 <a href="http://www.pcisig.com/specifications/">http://www.pcisig.com/specifications/</a>
- 148 PCI-SIG, PCI Express® Base Specification Revision 2.1, March 4, 2009,
- 149 http://www.pcisig.com/specifications/
- 150 PCI-SIG, PCI Express® Base Specification Revision 3.0, November 10, 2010,
- 151 http://www.pcisig.com/specifications/
- 152 PCI-SIG, PCI Express® Base Specification Revision 3.1a, December 7, 2015,
- 153 <a href="http://www.pcisig.com/specifications/">http://www.pcisig.com/specifications/</a>
- 154 PCI-SIG, PCI Express® Base Specification Revision 4.0, October 5, 2017,
- 155 http://www.pcisig.com/specifications/
- 156 PCI-SIG, PCI Express® Base Specification Revision 5.0, May 28, 2019,
- 157 http://www.pcisig.com/specifications/
- 158 PCI-SIG, PCI Express® Base Specification Revision 6.2, January 25, 2024,
- 159 <a href="http://www.pcisig.com/specifications/">http://www.pcisig.com/specifications/</a>

160	3	Terms	and	defin	itions
-----	---	-------	-----	-------	--------

- 161 In this document, some terms have a specific meaning beyond the normal English meaning. Those terms
- are defined in this clause.
- The terms "shall" ("required"), "shall not", "should" ("recommended"), "should not" ("not recommended"),
- "may", "need not" ("not required"), "can" and "cannot" in this document are to be interpreted as described
- in ISO/IEC Directives, Part 2, Clause 7. The terms in parentheses are alternatives for the preceding term,
- for use in exceptional cases when the preceding term cannot be used for linguistic reasons. Note that
- 167 <u>ISO/IEC Directives, Part 2</u>, Clause 7 specifies additional alternatives. Occurrences of such additional
- alternatives shall be interpreted in their normal English meaning.
- The terms "clause", "subclause", "paragraph", and "annex" in this document are to be interpreted as
- 170 described in ISO/IEC Directives, Part 2, Clause 6.
- 171 The terms "normative" and "informative" in this document are to be interpreted as described in ISO/IEC
- 172 <u>Directives, Part 2</u>, Clause 3. In this document, clauses, subclauses, or annexes labeled "(informative)" do
- 173 not contain normative content. Notes and examples are always informative elements.
- 174 Refer to DSP0236 for terms and definitions that are used across the MCTP specifications. For the
- purposes of this document, the following additional terms and definitions apply.
- 176 **3.1**

## **Destination Physical Address**

- 178 The Physical address reflected in the Requester ID field (Non-Flit Mode) or Requester ID and Requester
- 179 Segment (Flit Mode) fields of the TLP
- 180 **3.2**
- 181 Flit Mode
- a mode defined in the PCI Express Base Specification Revision 6.x introducing a new link layer and
- transaction layer for PCI Express where a TLP header is composed of a 3 to 7 dword TLP Header Base
- followed by 0 to 7 additional DWs of OHCs (Orthogonal Header Content)
- 185 **3.3**

186

189

192

## MCTP PCIe Endpoint

- 187 a PCIe endpoint on which MCTP PCIe VDM communication is supported
- 188 **3.4**

## PCIe Segment

- 190 a PCI Express I/O interconnect topology in which the requester IDs must be unique
- 191 **3.5**

## Target Physical Address

The Physical address reflected in the Target ID field (Non-Flit Mode) or Target ID and Target Segment (Flit Mode) fields of the TLP

## 196 4 Symbols and abbreviated terms

- 197 Refer to <u>DSP0236</u> for symbols and abbreviated terms that are used across the MCTP specifications. The following symbols and abbreviations are used in this document.
- 199 **4.1**
- 200 PCle®
- 201 PCI Express™
- 202 **4.2**
- 203 **VDM**
- 204 Vendor Defined Message
- 205 4.3
- 206 **CXL™**
- 207 Compute Express Link™
- 208 4.4
- 209 **FM**
- 210 Flit Mode
- 211 **4.5**
- 212 **NFM**
- 213 Non-Flit Mode
- 214 **4.6**
- 215 **IDE**
- 216 Integrity and Data Encryption
- 217 **4.7**
- 218 **OHC**
- 219 Orthogonal Header Content
- **220 4.8**
- 221 **TLP**
- 222 Transaction Layer Packet

## 223 **5 Conventions**

- The conventions described in the following clauses apply to this specification.
- 225 5.1 Reserved and unassigned values
- 226 Unless otherwise specified, any reserved, unspecified, or unassigned values in enumerations or other
- 227 numeric ranges are reserved for future definition by the DMTF.
- 228 Unless otherwise specified, numeric or bit fields that are designated as reserved shall be written as 0
- 229 (zero) and ignored when read.
- 230 **5.2 Byte ordering**
- Unless otherwise specified, byte ordering of multi-byte numeric fields or bit fields is "Big Endian" (that is,
- the lower byte offset holds the most significant byte, and higher offsets hold lesser significant bytes).

## 233 6 MCTP over PCI Express VDM transport

- 234 **6.1 Overview**
- 235 This document defines the medium-specific transport binding for transferring MCTP packets between
- 236 endpoints on PCI Express™ using PCle Vendor Defined Messages (VDMs).
- 237 A MCTP over PCIe VDM compliant PCIe device shall support MCTP over PCIe VDM communications on
- 238 at least one PCIe Physical Function (PF) of the device. If a MCTP over PCIe VDM compliant PCI device
- 239 supports MCTP over PCIe VDM communications on more than one PCIe function, then MCTP over PCIe
- 240 VDM communication on each function shall be independent from MCTP over PCIe VDM communications
- 241 on other PCIe functions.
- 242 The MCTP over PCI Express (PCIe) VDM transport binding transfers MCTP messages using PCIe Type
- 1 VDMs with data. MCTP messages use the MCTP VDM code value (0000b) stored in the PCIe TAG
- field that uniquely differentiates MCTP messages from other DMTF VDMs.
- 245 **6.2 Packets format**
- 246 **6.2.1 Non-Flit Mode**
- 247 Figure 1 shows the encapsulation of MCTP packet fields within a PCIe VDM in Non-Flit Mode (backward
- 248 compatible with all pre PCle Gen 6 transports).




Figure 1 – MCTP over PCI Express Vendor Defined Message (VDM) packet format (Non-Flit Mode)

The fields labeled "PCIe Medium-Specific Header" and "PCIe Medium-Specific Trailer" are specific to carrying MCTP packets using PCIe VDMs. The fields labeled "MCTP Transport Header" and "MCTP Packet Payload" are common fields for all MCTP packets and messages and are specified in MCTP. This document defines the location of those fields when they are carried in a PCIe VDM. The PCIe specification allows the last four bytes of the PCIE VDM header to be vendor defined. The MCTP over PCIe VDM transport binding specification uses these bytes for MCTP Transport header fields under the DMTF Vendor ID. This document also specifies the *medium-specific* use of the MCTP "Hdr Version" field.

Table 1 lists the PCIe medium-specific fields and field values that shall be used in MCTP over PCIe VDM communications. When not specified, field values shall be set according to PCIe specifications. Note that the presence of TLP prefixes in MCTP over PCIe VDM packets is implementation dependent and outside the scope of this specification.

Table 1 – PCI Express medium-specific MCTP packet fields

Field	Description	
R or	PCle 1.1/2.0: PCle reserved bit (1 bit).	
Fmt[2]	PCle 2.1, and above: Fmt[2]. Set to 0b.	
Fmt	Format (2 bits). Set to 11b to indicate 4 dword header with data.	
Туре	Type and Routing (5 bits).	
	[4:3] Set to 10b to indicate a message	
	[2:0] PCI message routing (r2r1r0)	
	000b : Route to Root Complex 010b : Route by ID 011b : Broadcast from Root Complex	
	Other routing fields values are not supported for MCTP.	

Field	Description
R or T9	PCle 1.1/2.0/2.1/3.X: PCle reserved bit (1 bit). Set to 0b.
	PCle 4.X and above: T9 (1bit). Set to 0b.
TC	Traffic Class (3 bits). Set to 000b for MCTP over PCIe VDM.
R or	PCle 1.1/2.0: PCle reserved bits (4 bits). Set to 0000b
R   Attr   R   TH or T8   Attr   LN   TH	PCle 2.1/3.X: PCle reserved bit (1 bit), Attr[2] (1 bit) – Set to 0b, reserved bit (1bit), and TH (1bit) – Set to 0b.
	PCle 4.X and above: T8 bit (1 bit) – Set to 0b, Attr[2] (1 bit) – Set to 0b, LN (1bit) – Set to 0b, and TH (1bit) – Set to 0b
TD	TLP Digest (1 bit). 1b indicates the presence of the TLP Digest field at the end of the PCIe TLP (transaction layer packet). The TD bit should be set in accordance with the devices overall support for the TLP Digest capability, and whether that capability is enabled. See description of the TLP Digest / ECRC field, below, for additional information. Note that earlier versions of this specification erroneously required this bit to be set to 0b, which would have required devices to not support the TLP Digest capability.
EP	Error Poisoned (1 bit).
Attr[1:0]	Attributes (2 bits). Set to 00b or 01b for all MCTP over PCle VDM.
R or	PCIe 1.1: PCIe reserved bits (2 bits).
AT	PCle 2.0 and above: Address Type (AT) field. Set to 00b.
Length	Length: Length of the PCIe VDM Data in dwords. Implementations shall support the baseline transmission unit defined in the <u>MCTP Base Specification</u> . For example, supporting a baseline transmission unit of 64 bytes requires supporting PCIe VDM data up to 16 dwords. An implementation may optionally support dword aligned larger transfer unit sizes.
PCI Requester ID	Bus/device/function or bus/function number of the managed endpoint sending the message.
Pad Len	Pad Length (2-bits). 1-based count (0 to 3) of the number of $0 \times 00$ pad bytes that have been added to the end of the packet to make the packet dword aligned with respect to PCIe. Because only packets with the EOM bit set to 1b are allowed to be less than the transfer unit size, packets that have the EOM bit set to 0b will already be dword aligned and will thus not require any pad bytes and will have a pad length of 00b.
MCTP VDM Code	Value that uniquely differentiates MCTP messages from other DMTF VDMs. Set to 0000b for this transport mapping as defined in this specification.
Message Code	(8 bits). Set to 0111_1111b to indicate a Type 1 VDM.
PCI Target ID	(16 bits). For Route by ID messages, this is the bus/device/function number or bus/function number that is the physical address of the target endpoint. This field is ignored for Broadcast and for Route to Root Complex messages.
Vendor ID	(16 bits). Set to <b>6836</b> (0x1AB4) for DMTF VDMs. The most significant byte is in byte 10, the least significant byte is byte 11.
RSVD	MCTP reserved (4 bits). Set these bits to 0 when generating a message. Ignore them on incoming messages.
Hdr Version	MCTP version (4 bits)
	0001b : For MCTP devices that conform to the <u>MCTP Base Specification</u> and this version of the PCIe VDM transport binding.
	All other settings: Reserved to support future packet header field expansion or header version.

Field	Description
00h PAD	Pad bytes. 0 to 3 bytes of 00h as required to fill out the overall PCIe VDM data to be an integral number of dwords. Because only packets with the EOM bit set to 1b are allowed to be less than the transfer unit size, packets that have the EOM bit set to 0b will already be dword aligned, and will thus not require any pad bytes and will have a pad length of 00b.
TLP Digest / ECRC	(32 bits). TLP Digest / ECRC (End-to-end CRC). This field is defined for all PCle TLPs (Transaction Layer Packets). Device support for this field is optional. However, per PCle v2.1/3.X/4.X/5.X: "If a device Function is enabled to generate ECRC, it must calculate and apply ECRC for all TLPs originated by the Function. If the device supports generating this field, it must support it for all TLPs." Additionally, per PCle v2.1/3.X/4.X/5.X, if the ultimate PCl Express Receiver of the TLP does not support ECRC checking, the receiver must ignore the TLP Digest.

### 6.2.2 Flit Mode

263

264

265

266

267

268

269

Figure 2 and Figure 3 shows the encapsulation of MCTP packet fields within a PCIe VDM in Flit Mode with or without OHCs




Figure 2 – MCTP over PCI Express Vendor Defined Message (VDM) Packet Format (Flit Mode within a Segment without IDE)

Version 1.3.0WIP80 Work in Progress 13




Figure 3 – MCTP over PCI Express Vendor Defined Message (VDM) Packet Format (Flit Mode across segments and/or with IDE)

The fields labeled "PCIe Medium-Specific Header" and "PCIe Medium-Specific Trailer" are specific to carrying MCTP packets using PCIe VDMs. The fields labeled "MCTP Transport Header" and "MCTP Packet Payload" are common fields for all MCTP packets and messages and are specified in MCTP. This section defines the location of those fields when they are carried in a Flit Mode PCIe VDM. The PCIe specification allows the last four bytes of the PCIe VDM header base to be vendor defined. The MCTP over PCIE VDM transport binding specification uses these bytes for MCTP Transport header fields under the DMTF Vendor ID. This document also specifies the *medium-specific* use of the MCTP "Hdr Version" field.

Table 2 lists the PCIe medium-specific fields and field values that shall be used in MCTP over PCIe VDM communications. When not specified, field values shall be set according to PCIe specifications. Note that the presence of TLP prefixes in MCTP over PCIe VDM packets is implementation dependent and outside the scope of this specification.

## Table 2 – PCI Express Medium-Specific MCTP Packet Fields in Flit Mode

Field	Description
PCle Header	
Туре	Type and Routing (8 bits).
	[7:3] Set to 011110b to indicate a message
	[2:0] PCI message routing (r2r1r0)
	000b : Route to Root Complex
	010b : Route by ID 011b : Broadcast from Root Complex
	Other routing fields values are not supported for MCTP.
TC	Traffic Class (3 bits). Set to 000b for MCTP over PCle VDM.
OHC	Indicates the type of OHCs present after the header. Possible values are:
0110	00000b: no OHCs (Intra Segment message without IDE)
	00100b: Indicates OHC-C is present (Intra Segment message with IDE)
	00101b: Indicates OHC-A4 and OHC-C are present (Inter Segments message)
TS	TS[2:0] field indicates Trailer Size. The possible encodings for PCle VDMs are:
	000b – No Trailer
	001b – 1 dword Trailer containing ECRC
	101b – 3 dwords Trailer with IDE MAC if and only if OHC-C present and indicates IDE TLP
	110b – 4 dwords Trailer with IDE MAC and PCRC if and only if OHC-C present and indicates IDE TLP
Attr[2:0]	Attributes (3 bits). Set to 000b for all MCTP over PCle VDM.
Length	Length: Length of the PCIe VDM Data in dwords. Implementations shall support the baseline transmission unit defined in the <u>MCTP Base Specification</u> . For example, supporting a baseline transmission unit of 64 bytes requires supporting PCIe VDM data up to 16 dwords. An implementation may optionally support larger transfer unit sizes.
PCI Requester ID	Bus/device/function or bus/function number of the managed endpoint sending the message.
Pad Len	Pad Length (2-bits). 1-based count (0 to 3) of the number of $0 \times 00$ pad bytes that have been added to the end of the packet to make the packet dword aligned with respect to. PCIe. Because only packets with the EOM bit set to $1b$ are allowed to be less than the transfer unit size, packets that have the EOM bit set to $0b$ will already be dword aligned and will thus not require any pad bytes and will have a pad length of $00b$ .
MCTP VDM Code	Value that uniquely differentiates MCTP messages from other DMTF VDMs. Set to 0000b for this transport mapping as defined in this specification.
Message Code	(8 bits). Set to 0111_1111b to indicate a Type 1 VDM.
PCI Target ID	(16 bits). For Route by ID messages, this is the bus/device/function number or bus/function number that is the physical address of the target endpoint. This field is ignored for Broadcast and for Route to Root Complex messages.
Vendor ID	(16 bits). Set to <b>6836</b> (0x1AB4) for DMTF VDMs. The most significant byte is in byte 10, the least significant byte is byte 11.
Orthogonal Heade	rs (OHC)
OHC-A4	Includes the Destination Segment and Destination Segment Valid. OHC-A4 shall be present in case of Inter Segment messages.
	Note: The PASID and PSV fields in OHC-A4 are not relevant to MCTP VDMs.

Field	Description		
OHC-C	Includes Requester Segment, RSV (Requester Segment Valid) and IDE parameters. OHC-C is present in case of Inter Segment messages or IDE messages.		
MCTP Header			
RSVD	MCTP reserved (4 bits). Set these bits to 0 when generating a message. Ignore them on incoming messages.		
Hdr Version	MCTP version (4 bits)		
	0001b: For MCTP devices that conform to the <u>MCTP Base Specification</u> and this version of the PCIe VDM transport binding.		
	All other settings: Reserved to support future packet header field expansion or header version.		
MCTP Trailer	MCTP Trailer		
00h PAD	Pad bytes. 0 to 3 bytes of 00h as required to fill out the overall PCIe VDM data to be an integral number of dwords. Because only packets with the EOM bit set to 1b are allowed to be less than the transfer unit size, packets that have the EOM bit set to 0b will already be dword aligned, and will thus not require any pad bytes and will have a pad length of 00b.		
PCle Trailer (3 opti	PCle Trailer (3 options if exists)		
TLP Digest / ECRC /	(32 bits). TLP Digest / ECRC (End-to-end CRC).		
IDE MAC	(96 bits). IDE Message Authentication Code (MAC).		
IDE MAC + PCRC	(128 bits). IDE Message Authentication Code (MAC) + Plaintext CRC		

## 6.3 Supported media

289

293

294

295

This physical transport binding has been designed to work with the following media as defined in DSP0239 and listed in Table 3. Use of this binding with other types of physical media is not covered by this specification. Refer to DSP0239 for all supported physical media by MCTP transport bindings.

An implementation that is compliant with this specification shall at least support one of the PCIe media listed in Table 3. Note that the CXL is built on the <u>PCI Express</u> (PCIe) physical and electrical interface.

Table 3 – Supported media

Physical Media Identifier	Description
0x08	PCIe 1.1 compatible
0x09	PCIe 2.0 compatible
0x0A	PCIe 2.1 compatible
0x0B	PCIe 3.X compatible
0x0C	PCIe 4.X compatible
0x0D	PCIe 5.X compatible, CXL 1.X/2.X compatible
0x0E	PCIe 6.X Flit Mode Compatible, CXL 3.X compatible

## 6.4 Physical address format for MCTP control messages

The address format shown in Table 4 (Non-Flit Mode) and Table 5 (Flit Mode) is used for MCTP control commands that require a physical address parameter to be returned for a bus that uses this transport binding with one of the supported media types listed in 6.2.2. This includes commands such as the Resolve Endpoint ID, Routing Information Update, and Get Routing Table Entries commands.

### Table 4 – Physical address format (Non-Flit Mode)

Format Size	Address Type Layout and Description		
2 bytes	Bus Device Function (BDF)	byte 1	[7:0] – Bus number
(BDF ID)		byte 2	[7:3] – Device number
(BDF ID)			[2:0] – Function number
2 bytes	Alternate Routing Identifier (ARI)	byte 1	[7:0] – Bus number
(ARI ID)		byte 2	[7:0] – Function number

## Table 5 - Physical Address Format (Flit Mode)

Format Size	Address Type	Layout a	nd Description
	Segment, Bus Device Function (BDF)		[7:0] – Segment number
3 bytes		byte 2	[7:0] – Bus number
(Segment, BDF ID)		byte 3	[7:3] – Device number
			[2:0] – Function number
3 bytes	Segment, Alternate Routing Identifier (ARI)	byte 1	[7:0] – Segment number
(Segment, ARI		byte 2	[7:0] – Bus number
ID)		byte 3	[7:0] – Function number

Note: If a message is received in Non-Flit Mode or in Flit Mode without OHC-4 present, or with OHC-4 present but DSV bit cleared, then the segment number used to create the physical address is implicitly set to the local segment. In the same manner, to translate a physical address received in Non-Flit Mode format to Flit Mode format, the local segment number shall be added.

### 6.5 Message routing

Physical packet routing within a PCIe bus uses routing as defined by the PCIe specification. PCIe physical routing/bridging is not the same as MCTP bridging. PCIe physical routing/bridging is generally transparent to MCTP. There are no MCTP-defined functions for configuring or controlling the setup of a PCIe bus. The following types of PCIe addressing are used with MCTP messages:

## Route by ID

All MCTP over PCIe VDM packets between endpoints that are not the bus owner shall use Route by ID for message routing.

The MCTP bus owner shall use Route by ID for messages to individual MCTP endpoints.

MCTP endpoints are required to capture the PCIe source physical address and the MCTP source EID when receiving an EID assignment MCTP control request message. This is because this request can only be issued by the MCTP bus owner.

### Route to Root Complex

MCTP endpoints shall use this routing for the Discovery Notify request message to the MCTP bus owner as part of the MCTP over PCIe VDM discovery process.

- The MCTP endpoints shall use this routing for responding to the MCTP control request messages that were sent using Broadcast from Root Complex.
- 324 Communication of MCTP PCIe VDM packets that are destined to MCTP bus owner using Route to Root Complex is implementation specific and is outside the scope of this specification.

## Broadcast from Root Complex

The MCTP bus owner should use this routing for the Prepare for Endpoint Discovery and Endpoint Discovery messages as part of the MCTP over PCIe VDM discovery process.

### 6.5.1 Routing peer transactions on a PCle bus

- 330 Because the PCIe specification does not require peer-to-peer routing support in PCIe root complexes,
- 331 MCTP over PCIe VDM messages are not required to be routed to peer devices directly. When peer-to-
- peer routing is not supported by a PCIe root complex, all MCTP over PCIe VDM messages between two
- 333 MCTP endpoints shall be routed to or through the MCTP bus owner as an MCTP bridge. If the PCIe root
- complex, as the MCTP bus owner, supports peer-to-peer routing, it shall use direct physical addressing to
- support routing between two MCTP endpoints on the PCIe bus.

### 6.5.2 Routing messages between PCle and other buses

- 337 All MCTP messages that span between PCle and other buses shall be sent through the MCTP bus
- 338 owner. The MCTP bus owner has the destination EID routing tables necessary to route messages
- between the two bus segments.

326 327

328

329

336

343

- 340 If an endpoint is aware of multiple routes to a destination over multiple bus types, a higher level
- 341 algorithm/protocol above MCTP shall be used to determine which bus/route to use. Typically this decision
- can be based on things like power state and MCTP discovery state.

## 6.5.3 Routing Messages Between Flit Mode and Non-Flit Mode domains

344 Figure 4 describes the possible transitions between Flit Mode and Non-Flit Mode domains:

# Table 6 – Address Translations when transitioning between Flit Mode and Non-Flit Mode hierarchies

Scenario	Fields translation	Requires MCTP Bridge	Example (based on Figure 4)
Flit Mode to Non-Flit Mode or Flit Mode to Flit Mode within segment	Use Target ID and Requester ID as is.	No	(b) to (a) or (i) to (j)
Flit Mode to Non-Flit Mode across segments	Route to segment indicated by Destination Segment. Target ID kept as is. Requester ID in destination segment = Bridge ID (modified by MCTP bridge)	Yes	(i) to (f)
Flit Mode to Flit Mode across segments	Route to segment indicated by Destination Segment. Target ID kept as is. Requester ID = source Requester ID (no change by MCTP bridge)	No	(j) to (g)
Non-Flit Mode to Flit Mode within segment	Use Target ID and Requester ID as is.	No	(f) to (g)
Non-Flit Mode to Flit Mode across segments	Route to segment indicated by EID lookup. Target ID based on EID lookup. Requester ID in destination segment = {source segment, source BDF}  MCTP bridge shall replace the target ID based on EID lookup.	Yes	(f) to (i)
Non-Flit Mode through Flit Mode fabric across segments	Route to segment indicated by EID lookup. Target ID based on EID lookup. Requester ID in destination segment = Bridge ID  MCTP bridge shall replace the Target ID based on EID lookup. The MCTP bridge(s) on which NMF island resides shall be aware of it and translate accordingly.	Yes	(e) to (c) or (e) to (i)




Figure 4 – Flit Mode to Non-Flit Mode routing options

When a message crosses the boundary between Flit Mode and Non-Flit Mode hierarchies, the Segment part of the address may be removed (Flit Mode to Non-Flit Mode) or added (Non-Flit Mode to Flit Mode). Table 6 describes the translations done when a message crosses between Flit Mode and Non-Flit Mode hierarchies in various scenarios. The "Requires MCTP Bridge" column in Table 6 indicates whether the described scenario requires one or more PCle Root Ports to function as an MCTP bridge, as DSP0236 describes. The "Example" column in Table 6 provides an example of the described scenario using the topology shown in Figure 4.

To identify the physical address to use, a device may use the Resolve Endpoint ID command that translates an EID to a physical address. As devices in Non-Flit Mode may not be aware of the Flit Mode address format, when such a device is requesting the address of a Flit Mode device it should receive a physical address it knows how to use, hence the address shall not include a segment number. In case the resolved EID is in a different segment, the physical address shall point to an MCTP bridge that can translate and route based on the destination EID to a physical address in another segment.

Note: This mechanism assumes the EIDs are unique across all segments, and that physical addressing is not used when crossing between Flit Mode and Non-Flit Mode hierarchies.

A bus owner may discover the Physical medium supported by a device using the Query Supported Interfaces command defined in <u>DSP0236</u>. If the command is not supported, and the bus owner have no other method to detect the supported medium, then a Non-Flit Mode support shall be assumed.

## 6.5.4 Example of routing table responses

The table below describes possible answers to Resolve Endpoint ID requests based on the requester and the requested target. The examples are based on Figure 4:

#### 370

367

368

369

Table 7 - Address used for routing example

Requester	Requester target	Responding MCTP bridge	Response (Physical address)
b	а	Root Port 1	{B,D,F} of (a)
i	j	Root Port 4	{S,B,D,F} of (j)
i	f	Root Port 4	{S,B,D,F} of (f)
j	g	Root port 4	{S,B,D,F} of (g)
f	g	Root port 3	{B,D,F} of Root Port 3
f	i	Root port 3	{B,D,F} of Root Port 3
е	С	Root port 3	{B,D,F} of Root Port 3
е	i	Root port 3	{B,D,F} of Root Port 3
е	f	Root port 3	{B,D,F} of (f)

371 Notes:

379

381

385

386

387

388 389

The MCTP bridge may choose to return its own address instead the endpoint address in all cases. In this case, all the traffic will be bridged. The chosen routing method is implementation dependent and is outside of the scope of this specification.

When a {B,D,F} of Root Port is mentioned, it can be any function within the root complex acting as the MCTP bridge.

## 376 6.6 Bus owner address

The MCTP PCIe VDM bus owner functionality shall be accessible through "Route to Root Complex" addressing.

## 6.7 Bus and Segment address assignment for PCle

380 PCIe bus and segment addresses are assigned per the mechanisms specified in PCIe.

## 6.8 Host dependencies

MCTP over PCIe VDM, when used in a typical "PC" computer system, has a dependency on the host CPU, host software, power management states, link states, and reset. Some of these dependencies are described as follows:

## Reset

Assertion of "Fundamental Reset" on the bus causes both the host functionality as well as the MCTP PCIe VDM communication on an MCTP PCIe endpoint to be reset. From the assertion "Fundamental Reset" until the PCIe fabric has been configured and enumerated, no "MCTP over PCI Express" messages can be sent.

Similarly, if MCTP PCIe VDM communication is supported on a function, a function level reset (FLR) could reset MCTP PCIe VDM endpoint as well as MCTP PCIe VDM communication on that function.

### Configuration and enumeration

Following the de-assertion "Fundamental Reset", the software running on the host CPU configures and enumerates the PCIe fabric. Failure of the host CPU or boot software to properly configure and enumerate the PCIe fabric prevents it from being used for MCTP over PCIe VDM messaging.

### Power management states

The host (as defined in the context of the PCI Express™ specification) controls PCIe bus power management. The host may power down PCIe devices and links, or place them in sleep states, independent of management controllers, which may cause MCTP PCIe VDM communication to be unavailable. Depending on the device usage in the system, a PCIe device may retain or lose states such as EID, "discovered" state, and routing information (if the device is an MCTP bridge). A PCIe device that loses MCTP PCIe VDM communication state needs to be reinitialized and/or rediscovered after it returns to a power state that supports MCTP over PCIe VDM communication.

#### Link states

390

391

392

393

394

395

396

397 398

399

400 401

402

403 404

405

406

407

408 409

410

411

412 413

414

415

The PCIe link states affect MCTP over PCIe VDM communications. MCTP over PCIe VDM communication can be performed only when the PCIe link is in a state that allows VDM communications. The mechanisms for PCIe link state transitions are outside the scope of this specification.

## • PCIe Root Complex

PCIe Root Complex (RC) is responsible for communicating Route to Root Complex MCTP over PCIe VDM discovery messages to the MCTP bus owner.

## 6.9 Discovery Notify message use for PCle

- 416 An MCTP control Discovery Notify message shall be sent from a PCIe endpoint to the MCTP bus owner
- 417 whenever the physical address for the device changes (that is, the endpoint receives a Type 0
- 418 configuration write request and the bus number and/or the segment number is different than the currently
- 419 stored bus and segment numbers). This occurs on the first Type 0 configuration write following a PCIe
- bus reset during initial enumeration, or during re-enumeration where the bus or segment number has
- changed (for example, because of a hot plug event, bus reset, and so on).
- 422 Endpoints use the Discovery Notify command to inform the MCTP bus owner that it needs to update the
- 423 endpoint's ID. The Discovery Notify command shall be sent with the PCIe message routing set to 000b
- 424 (Route to Root Complex), the Destination Endpoint ID for the Discovery Notify message shall be set to
- 425 the Null Destination EID. The Source Endpoint ID field shall be set to the Null Source EID if the device
- 426 has not yet been assigned an EID; otherwise, it shall contain the assigned EID value.

## 427 **6.10 MCTP over PCIe endpoint discovery**

428 This clause describes the steps used to support discovering MCTP endpoints on PCIe.

### 429 **6.10.1 Discovered flag**

- Each endpoint (except the bus owner) on the PCIe bus maintains an internal flag called the *Discovered*
- 431 flag.
- 432 The flag is set to the *discovered* state when the Set Endpoint ID command is received.

440

441442

443

444

445

455

460

461 462

463

464

465

466

467

468

469

470

471 472

473

474

475

476

477

- The Prepare for Endpoint Discovery message causes each recipient endpoint on the PCIe bus to set their respective Discovered flag to the *undiscovered* state. For the Prepare for Endpoint Discovery request message, the routing in the physical transport header should be set to 011b (Broadcast from Root
- Complex). An endpoint also sets the flag to the *undiscovered* state at the following times:
- Whenever the PCIe physical address associated with the endpoint is initially assigned or is changed to a different value.
  - Whenever an endpoint first appears on the bus and requires an EID assignment. A device shall have been enumerated on PCI and have a bus/device/function or bus/function number before it can do this.
  - During operation if an endpoint enters a state that causes it to lose its EID assignment.
  - For endpoints that have already received an EID assignment but are in any temporary state
    where the endpoint was unable to respond to MCTP control requests for more than Treclaim
    seconds.
- Only endpoints that have their Discovered flag set to *undiscovered* shall respond to the Endpoint Discovery message. Endpoints that have the flag set to *discovered* shall not respond to the Endpoint
- 448 Discovery message.
- 449 For PCIe endpoints, an Endpoint Discovery broadcast request message can be sent by the MCTP bus
- owner to discover all MCTP-capable devices. MCTP-capable endpoints respond with an Endpoint
- 451 Discovery response message.
- 452 An MCTP-capable endpoint shall respond to broadcast MCTP control request messages only if a PCI bus
- 453 number is assigned to the associated PCIe function; otherwise, the endpoint should silently discard such
- 454 MCTP messages.

## 6.10.2 PCIe endpoint announcement

- One or more endpoints may announce their presence and their need for an EID assignment by
- 457 autonomously sending a Discovery Notify message to the bus owner. This would typically trigger the
- 458 MCTP bus owner to perform the PCIe endpoint discovery/enumeration processes described in the
- 459 following subclauses.

## 6.10.3 Full endpoint Discovery/Enumeration

The following process is typically used when the MCTP bus owner wishes to discover and enumerate all MCTP endpoints on the PCIe bus.

- The MCTP bus owner issues a broadcast Prepare for Endpoint Discovery message. This message causes each discoverable endpoint on the bus to set its PCIe endpoint Discovered flag to undiscovered. Depending on the number of endpoints and the buffer space available in the MCTP bus owner, the MCTP bus owner may not receive all of the response messages. The discovery process does not require the MCTP bus owner to receive all the response messages to the Prepare for Endpoint Discovery request. Because the MCTP bus owner cannot determine that all endpoints have received the Prepare for Endpoint Discovery request, it is recommended that Prepare for Endpoint Discovery request is retried MN1 times to help ensure that all endpoints have received the request. The MCTP bus owner is not required to wait for MT2 time interval between the retries.
- 2) The MCTP bus owner should wait for MT2 time interval to help ensure that all endpoints that received the Prepare for Endpoint Discovery request have processed the request.
- 3) The MCTP bus owner issues a broadcast Endpoint Discovery request message. All MCTP-capable devices that have their Discovered flag set to undiscovered will respond with an Endpoint Discovery response message.

- 4) Depending on the number of endpoints and the buffer space available in the MCTP bus owner, the MCTP bus owner receives some or all of these response messages. For each response message received from an undiscovered MCTP-capable device PCIe bus/device/function or bus/function number, the MCTP bus owner issues a Set Endpoint ID command to the physical address for the endpoint. This causes the endpoint to set its Discovered flag to discovered. From this point, the endpoint shall not respond to the Endpoint Discovery command until another Prepare for Endpoint Discovery command is received or some other condition causes the Discovered flag to be set back to undiscovered.
- 5) If the MCTP bus owner received any responses to the Endpoint Discovery request issued in Step 3, then it shall repeat steps 3 and 4 until it no longer gets any responses to the Endpoint Discovery request. In this case, then the MCTP bus owner is allowed to send the next Endpoint Discovery request without waiting for MT2 time interval. If no responses were received by the MCTP bus owner to the Endpoint Discovery request within the MT2 time interval, then the discovery process is completed.
- After the initial endpoint enumeration, it is recommended that the MCTP bus owner maintains a list of the unique IDs for the endpoints it has discovered and reassigns the same IDs to those endpoints if a physical address changes during system operation.
- An MCTP-capable endpoint may respond to *Route by ID* Prepare for Endpoint Discovery and Endpoint Discovery request messages.
- Figure 5 provides an example flow of operations for full endpoint discovery.

## **Full PCIe MCTP Endpoint Discovery**




Figure 5 – Flow of operations for full MCTP Discovery over PCIe

## 6.10.4 Partial endpoint Discovery/Enumeration

This process is used when the MCTP bus owner wishes to discover endpoints that may have been added to the bus after a full enumeration has been done. This situation can occur if a device has its physical address change after the full enumeration has been done, or when a hot-plug device is added to the system, or if a device that is already present in the system—but was in a disabled or powered-down state—comes on-line.

The partial discovery process is the same as the full discovery process except that the MCTP bus owner skips the step of broadcasting a Prepare for Endpoint Discovery command in order to avoid clearing the Discovered flags of already discovered endpoints.

The partial discovery process may be initiated when a device that is added or enabled for MCTP sends a Discovery Notify message to the MCTP bus owner. The MCTP bus owner may also elect to periodically issue a broadcast Endpoint Discovery message to test for whether any undiscovered endpoints have been missed. The Discovery Notify message provides the MCTP bus owner with the physical address of the MCTP PCIe endpoint. The MCTP bus owner can then send a directed Endpoint Discovery message to the endpoint to confirm that the device has not been discovered. The MCTP bus owner then issues a

- Set Endpoint ID command to the physical address for the endpoint which causes the endpoint to set its Discovered flag to *discovered*.
- It is recommended that the MCTP bus owner maintains a list of the unique MCTP EIDs for the endpoints it has discovered and reassigns the same MCTP EIDs to those endpoints if a physical address changes during system operation.
- 520 An MCTP-capable endpoint may respond to Route by ID Endpoint Discovery request messages.
- 521 Figure 6 provides an example flow of operations for partial endpoint discovery.

## **Partial PCIe MCTP Endpoint Discovery**




Figure 6 - Flow of operations for Partial Endpoint Discovery

## 6.10.5 Endpoint re-enumeration

522

523

524

525

526 527

528 529 If the bus implementation includes hot-plug devices, the bus owner shall perform a full or partial endpoint discovery any time the MCTP bus owner goes into a temporary state where the MCTP bus owner can miss receiving a Discovery Notify message (for example, if the bus owner device is reset or receives a firmware update). Whether a full or partial endpoint discovery is required is dependent on how much information the MCTP bus owner retains from prior enumerations.

Work in Progress Version 1.3.0WIP80

531 532

533

534

## **6.11 MCTP messages timing requirements**

Table 8 lists MCTP-specific timing requirements for MCTP Control messages and operation on the PCIe VDM medium. All MCTP Control Messages over PCIe VDM shall comply to the timing specification listed in Table 8.

Table 8 – Timing specifications for MCTP Control messages on PCle VDM

Timing Specification	Symbol	Min	Max	Description
Endpoint ID reclaim	TRECLAIM	_	5 sec	Maximum interval that an endpoint is allowed to be non-responsive to MCTP control messages before its EID may be reclaimed by the bus owner.
				A bus owner shall wait at least for this interval before an EID of the non-responsive endpoint is reclaimed.
Number of request retries	MN1	2	See Description column	Total of three tries, minimum: the original try plus two retries. The maximum number of retries for a given request is limited by the requirement that all retries shall occur within MT4, max of the initial request.
Request-to-response time	MT1	_	120 ms	This interval is measured at the responder from the end of the reception of an MCTP control request to the beginning of the transmission of the corresponding MCTP control response. This requirement is tested under the condition where the responder can successfully transmit the response on the first try.
Time-out waiting for a response	MT2	MT1 max <sup>[1]</sup> + 6 ms	MT4, min <sup>[1]</sup>	This interval at the requester sets the minimum amount of time that a requester should wait before retrying a MCTP control request. This interval is measured at the requester from the end of the successful transmission of the MCTP control request to the beginning of the reception of the corresponding MCTP control response.
				NOTE: This specification does not preclude an implementation from adjusting the minimum time-out waiting for a response to a smaller number than MT2 based on the measured response times from responders. The mechanism for doing so is outside the scope of this specification.
Instance ID expiration interval	MT4	5 sec <sup>[2]</sup>	6 sec	Interval after which the instance ID for a given response will expire and become reusable if a response has not been received for the request. This is also the maximum time that a responder tracks an instance ID for a given request from a given requester.

Timing Specification		Symbol	Min	Max	Description
NOTE 1:	Unless otherwise specified, this timing applies to the mandatory and optional MCTP commands.				
NOTE 2:	If a requester is reset, it may produce the same sequence number for a request as one that was previously issued. To guard against this, it is recommended that sequence number expiration be implemented. Any request from a given requester that is received more than MT4 seconds after a previous, matching request should be treated as a new request, not a retry.				

DS.	D	n	2	2	0
112	μ	u	/	.5	X

## **MCTP PCIe VDM Transport Binding Specification**

535		ANNEX A
536		(informative)
537 538		Notations and conventions
539	Notations	
540	Examples of nota	tions used in this document are as follows: list into text needed
541 542 543	• 2:N	In field descriptions, this will typically be used to represent a range of byte offsets starting from byte two and continuing to and including byte N. The lowest offset is on the left, the highest is on the right.
544 545	• (6)	Parentheses around a single number can be used in message field descriptions to indicate a byte field that may be present or absent.
546 547	• (3:6)	Parentheses around a field consisting of a range of bytes indicates the entire range may be present or absent. The lowest offset is on the left, the highest is on the right.
548 549 550	• <u>PCle</u>	Underlined blue text is typically used to indicate a reference to a document or specification called out in Clause 2, "Normative References" or to items hyperlinked within the document.
551	<ul><li>rsvd</li></ul>	Abbreviation for Reserved. Case insensitive.
552 553	• [4]	Square brackets around a number are typically used to indicate a bit offset. Bit offsets are given as 0-based values (that is, the least significant bit [LSb] offset = 0).
554 555	• [7:5]	A range of bit offsets. The most significant bit is on the left, the least significant bit is on the right.
556 557	• 1b	The lower case " $\mbox{$\mathbb{D}$}$ " following a number consisting of 0s and 1s is used to indicate the number is being given in binary format.
558	• 0x12A	A leading "0x" is used to indicate a number given in hexadecimal format.

559 ANNEX B 560 (informative) 561

## **Change log**

Version	Date	Description
1.0.0	2009-07-28	
1.0.1	2009-10-30	Created erratum to clarify Length field definition of PCIe VDM header for MCTP PCIe VDM transport binding, modify introduction section, and clean up references section.
1.0.2	2014-12-07	Clarifications to TD bit usage. Added TLP Digest/ECRC to packet figure and to field descriptions table.
1.1.0	2018-10-24	Added support for PCle Gen 3, PCle Gen 4, and ARI.
		Fixed Figure 1 to cover PCIe 1.0/2.0/2.1/3.X/4.0.
		Clarified MCTP over PCIe VDM compliant management device requirements.
		Clarified Endpoint ID reclaim definition.
		Clarified MCTP bus owner requirements in the specification. Eliminated PCle bus owner term and replaced it with PCle root complex where applicable.
1.2.0	2021-03-02	Added support for PCle Gen 5.X, CXL 1.X, and CXL 2.X.
1.2.1	2023-12-12	Added a clarification for bus number assignment before responding to broadcast MCTP control messages.
		Added clarifications that an MCTP-capable endpoint may respond to Route by ID discovery request messages.
1.3.0		Added Gen6 Flit Mode support

563