

1
2
3
4
5



Document Identifier: DSP0233

Date:2021-05-24

Version: 1.0.0WIP

6 **Management Component Transport Protocol**
7 **(MCTP) I3C Transport Binding Specification**

Information for Work-in-Progress version:

IMPORTANT: This document is not a standard. It does not necessarily reflect the views of the DMTF or its members. Because this document is a Work in Progress, this document may still change, perhaps profoundly and without notice. This document is available for public review and comment until superseded.

Provide any comments through the DMTF Feedback Portal:

<http://www.dmtf.org/standards/feedback>

- 8 **Supersedes: None**
9 **Document Class: Normative**
10 **Document Status: Work in Progress**
11 **Document Language: en-US**

12

13 Copyright Notice

14 Copyright © 2021 DMTF. All rights reserved.

15 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
16 management and interoperability. Members and non-members may reproduce DMTF specifications and
17 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to
18 time, the particular version and release date should always be noted.

19 Implementation of certain elements of this standard or proposed standard may be subject to third party
20 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations
21 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose,
22 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or
23 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to
24 any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize,
25 disclose, or identify any such third party patent rights, or for such party's reliance on the standard or
26 incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any
27 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent
28 owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is
29 withdrawn or modified after publication, and shall be indemnified and held harmless by any party
30 implementing the standard from any and all claims of infringement by a patent owner for such
31 implementations.

32 For information about patents held by third-parties which have notified the DMTF that, in their opinion,
33 such patent may relate to or impact implementations of DMTF standards, visit
34 <http://www.dmtf.org/about/policies/disclosures.php>.

35 PCI-SIG, PCIe, and the PCI HOT PLUG design mark are registered trademarks or service marks of PCI-
36 SIG. I3C is a registered service mark of MIPI Alliance, Inc.

37 All other marks and brands are the property of their respective owners.

38 This document's normative language is English. Translation into other languages is permitted.

39

40

CONTENTS

41 Foreword 5

42 Introduction..... 7

43 1 Scope 9

44 2 Normative references 9

45 3 Terms and definitions 9

46 4 Conventions 12

47 4.1 Reserved and unassigned values 13

48 4.2 Byte ordering..... 13

49 5 MCTP over I3C transport 13

50 5.1 MCTP use with I3C 13

51 5.1.1 I3C bus physical topology 13

52 5.1.2 I3C communication logical topology and MCTP packet bridging 14

53 5.1.3 MCTP Bus Owner for I3C bus 15

54 5.2 MCTP packet encapsulation 16

55 5.2.1 MCTP packet encapsulation: Primary to Slave 16

56 5.2.2 MCTP packet encapsulation: Slave to Primary 18

57 5.3 Error detection and handling mechanisms 23

58 5.3.1 MCTP data packets 23

59 5.3.2 CCC error detection and handling 24

60 5.3.3 "Stuck SDA" condition handling 25

61 5.4 MCTP support and capabilities discovery..... 26

62 5.4.1 Initialization and discovery flow 26

63 5.4.2 Transmission unit sizes 27

64 5.5 Supported media..... 28

65 5.6 Physical address format for MCTP control messages..... 28

66 5.7 Get endpoint ID medium-specific information..... 29

67 5.8 MCTP packet and control message timing requirements..... 29

68 ANNEX A (informative) Notation 32

69 ANNEX B (informative) Change log..... 33

70

71 Figures

72 Figure 1 – Physical topology of I3C bus 14

73 Figure 2 – Logical topology of MCTP over I3C communication..... 14

74 Figure 3 – Sample I3C slave as MCTP Bus Owner & bridge 16

75 Figure 4 – MCTP over I3C packet transfer format: Primary to Slave 17

76 Figure 5 – MCTP over I3C packet transfer sequence: Slave to Primary 19

77 Figure 6 – MCTP over I3C packet transfer format: Slave to Primary 20

78 Figure 7 – Sample I3C dynamic address assignment flow and MCTP discovery 26

79

80

81 **Tables**

82 Table 1 – MCTP packet transfer field descriptions 17
83 Table 2 – IBI pending read notification field descriptions 21
84 Table 3 – MCTP packet transfer field descriptions 21
85 Table 4 – Recommended behaviors for robust CCCs 24
86 Table 5 – Physical address format..... 28
87 Table 6 – Medium-specific information 29
88 Table 7 – Timing specifications for MCTP data packets on I3C 29
89 Table 8 – Timing specifications for MCTP control messages on I3C 29
90

91

Foreword

92 The *Management Component Transport Protocol (MCTP) I3C Transport Binding Specification* (DSP0233)
93 was prepared by the DMTF PMCI Working Group in close cooperation with the MIPI Alliance I3C Working
94 Group.

95 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
96 management and interoperability.

97 MIPI Alliance is a collaborative global organization serving industries that develop mobile and mobile-
98 influenced devices. The focus of the organization is to design and promote hardware and software
99 interfaces that simplify the integration of components built into a device, from the antenna and modem to
100 peripherals and the application processor.

101 This version is the first version of this document. Future changes will be detailed in the change log in
102 ANNEX B.

103 Acknowledgments

104 The DMTF acknowledges the following individuals for their contributions to this document:

105 Editors:

- 106 • Janusz Jurski – Intel Corporation
- 107 • Myron Loewen – Intel Corporation
- 108 • Amit K Srivastava – Intel Corporation

109 DMTF Contributors:

- 110 • Patrick Caporale – Lenovo
- 111 • Yuval Itkin – NVIDIA Corporation
- 112 • John Leung – Intel Corporation
- 113 • Eliel Louzoun – Intel Corporation
- 114 • Balaji Natrajan – Microchip Technology Inc.
- 115 • Edward Newman – Hewlett Packard Enterprise
- 116 • Jim Panian – Qualcomm Incorporated
- 117 • William Scherer III – Hewlett Packard Enterprise
- 118 • Hemal Shah – Broadcom Inc
- 119 • Bob Stevens – Dell Inc.
- 120 • Johan Van De Groenendaal – Intel Corporation

121 MIPI Contributors:

- 122 • Guruprasad Ardhanari – Intel Corporation
- 123 • Jerry Backer – Intel Corporation
- 124 • Rajesh Bhaskar – Intel Corporation
- 125 • Enrico D Carrieri – Intel Corporation
- 126 • Anamitra Chakrabarti – Synopsys, Inc.
- 127 • Kelly J Couch – Intel Corporation
- 128 • Kenneth P Foust – Intel Corporation
- 129 • Chris Grigg – MIPI Alliance (Team)
- 130 • David Harriman – Intel Corporation
- 131 • Prakash Iyer – Intel Corporation
- 132 • Paul Kimelman – NXP Semiconductors
- 133 • Lukasz Lanecki – Intel Corporation

- 134 • Richard Marian Thomaiyar – Intel Corporation
- 135 • Tim E Mckee – Intel Corporation
- 136 • Mariusz Oriol – Intel Corporation
- 137 • Ankit Rohatgi – MIPI Alliance (Team)
- 138 • Matthew Schnoor – Intel Corporation
- 139 • Eyuel Zewdu Teferi – STMicroelectronics
- 140 • George Vergis – Intel Corporation
- 141
- 142

143

Introduction

144 The Management Component Transport Protocol (MCTP) over I3C transport binding defines a transport
145 binding for facilitating communication between platform management subsystem components (e.g.,
146 management controllers, managed devices) over I3C.

147 The [Management Component Transport Protocol \(MCTP\) Base Specification](#) describes the protocol and
148 commands used for communication within and initialization of an MCTP network. The MCTP over I3C
149 transport binding definition in this specification includes a packet format, physical address format,
150 message routing, and discovery mechanisms for MCTP over I3C communications.

151 NOTE: The terms Master and Slave used in the referenced document have been replaced in this document with the
152 terms Primary and Secondary.

153 Management Component Transport Protocol (MCTP) I3C 154 Transport Binding Specification

155 1 Scope

156 This document provides the specifications for the Management Component Transport Protocol (MCTP)
157 transport binding for I3C.

158 2 Normative references

159 The following referenced documents are indispensable for the application of this document. For dated or
160 versioned references, only the edition cited (including any corrigenda or DMTF update versions) applies.
161 For references without a date or version, the latest published edition of the referenced document
162 (including any corrigenda or DMTF update versions) applies.

163 DMTF, DSP0236, *Management Component Transport Protocol (MCTP) Base Specification 1.3*,
164 <https://www.dmtf.org/dsp/DSP0236>

165 DMTF, DSP0239, *Management Component Transport Protocol (MCTP) IDs and Codes 1.8*,
166 <https://www.dmtf.org/dsp/DSP0239>

167 *Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic, Version 1.0*,
168 <https://www.mipi.org/specifications/i3c-sensor-specification>

169 *MIPI Mandatory Data Byte (MDB) Values Table*,
170 https://www.mipi.org/MIPI_I3C_mandatory_data_byte_values_public

171 *MIPI Device Characteristics Register (DCR) Assignments*,
172 https://www.mipi.org/MIPI_I3C_device_characteristics_register

173 *System Management Bus (SMBus) Specification v2.0*, SBS Implementers Forum, SMBus, August 2000,
174 <http://www.smbus.org/specs/smbus20.pdf>

175 *MIPI I3CSM Host Controller InterfaceSM v1.0 Specification*, MIPI, April 2018,
176 <https://www.mipi.org/specifications/i3c-hci>

177 3 Terms and definitions

178 In this document, some terms have a specific meaning beyond the normal English meaning. Those terms
179 are defined in this clause.

180 The terms "shall" ("required"), "shall not", "should" ("recommended"), "should not" ("not recommended"),
181 "may", "need not" ("not required"), "can" and "cannot" in this document are to be interpreted as described
182 in [ISO/IEC Directives, Part 2](#), Clause 7. The terms in parentheses are alternatives for the preceding term,
183 for use in exceptional cases when the preceding term cannot be used for linguistic reasons. Note that
184 [ISO/IEC Directives, Part 2](#), Clause 7 specifies additional alternatives. Occurrences of such additional
185 alternatives shall be interpreted in their normal English meaning.

186 The terms "clause", "subclause", "paragraph", and "annex" in this document are to be interpreted as
187 described in [ISO/IEC Directives, Part 2](#), Clause 6.

188 The terms "normative" and "informative" in this document are to be interpreted as described in [ISO/IEC](#)
189 [Directives, Part 2](#), Clause 3. In this document, clauses, subclauses, or annexes labeled "(informative)" do
190 not contain normative content. Notes and examples are always informative elements.

191 Refer to [Management Component Transport Protocol \(MCTP\) Base Specification](#) for the terms and
192 definitions that are used across the MCTP specifications.

193 For the purposes of this document, the following terms and definitions apply.

194 3.1

195 Address Resolution Protocol

196 ARP

197 refers to the procedure used to dynamically determine the addresses of devices on a shared
198 communication medium

199 3.2

200 ACK

201 Acknowledge

202 3.3

203 BCR

204 Bus Characteristics Register – see [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#)
205 for more information

206 3.4

207 BMC

208 Baseboard management controller

209 3.5

210 CCC

211 Common Command Code – see [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#)
212 for more information

213 3.6

214 Destination Device

215 Device receiving the MCTP packet over I3C bus

216 3.7

217 EEPROM

218 Electrically Erasable Programmable Read-Only Memory

219 3.8

220 EID

221 Endpoint identifier

222 3.9

223 HCI

224 Host Controller Interface

225 3.10

226 Hot-Join

227 Joining the Bus after it is already started – see [Specification for I3C BasicSM, Improved Inter Integrated](#)
228 [Circuit – Basic](#) for more information

- 229 **3.11**
230 **I3C**
231 Improved Inter-Integrated Circuit – see [Specification for I3C BasicSM, Improved Inter Integrated Circuit –](#)
232 [Basic](#) for more information
- 233 **3.12**
234 **IBI**
235 In-Band Interrupt – see [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#) for more
236 information
- 237 **3.13**
- 238 **3.14**
239 **max**
240 maximum
- 241 **3.15**
242 **MCTP**
243 Management Component Transport Protocol
- 244 **3.16**
245 **MDB**
246 Mandatory Data Byte
- 247 **3.17**
248 **MHz**
249 megahertz
- 250 **3.18**
251 **min**
252 minimum
- 253 **3.19**
254 **ms**
255 millisecond
- 256 **3.20**
257 **MSB**
258 most significant byte
- 259 **3.21**
260 **MTU**
261 Maximum Transmission Unit
- 262 **3.22**
263 **NACK**
264 not acknowledge
- 265 **3.23**
266 **PCI**
267 peripheral component interconnect
- 268 **3.24**

- 269 **PCIe®**
270 PCI Express™
- 271 **3.25**
272 **PEC**
273 packet error code
- 274 **3.26**
275 **PMCI**
276 Platform Management Component Intercommunications
- 277 **3.27**
278 **Primary**
- 279 **3.28** Alternative term for the current I3C Master as defined in [Specification for I3C BasicSM,
280 Improved Inter Integrated Circuit – Basic](#)
- 281 **SCL**
282 serial clock
- 283 **3.29**
284 **SDA**
285 serial data
- 286 **3.30**
287 **sec**
288 second
- 289 **3.31**
290 **Secondary**
291 Alternative term for I3C Slave as defined in [Specification for I3C BasicSM, Improved Inter Integrated
292 Circuit – Basic](#)
- 293 **3.32**
294 **SMBus**
295 System Management Bus
- 296 **3.33**
297 **Source Device**
298 Device sending the MCTP packet over I3C bus
- 299 **3.34**
300 **T-bit**
301 Transition bit – see [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#) for more
302 information
- 303 **3.35**
304 **UDID**
305 unique device identifier

306 **4 Conventions**

307 The conventions described in the following clauses apply to this specification.

308 4.1 Reserved and unassigned values

309 Unless otherwise specified, any reserved, unspecified, or unassigned values in enumerations or other
310 numeric ranges are reserved for future definition by the DMTF.

311 Unless otherwise specified, numeric or bit fields that are designated as reserved shall be written as 0
312 (zero) and ignored when read.

313 4.2 Byte ordering

314 Unless otherwise specified, byte ordering of multi-byte numeric fields or bit fields is "Big Endian" (that is,
315 the lower byte offset holds the most significant byte, and higher offsets hold lesser significant bytes).

316 5 MCTP over I3C transport


317 The MCTP over I3C transport binding defines how MCTP packets are delivered over a physical I3C
318 medium using I3C transfers. See [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#)
319 for complete details about I3C requirements, including the electrical layer. This specification defines
320 additional requirements and supersedes the [Specification for I3C BasicSM, Improved Inter Integrated](#)
321 [Circuit – Basic](#) in any cases when there are differences.

322 This binding specification has been designed to be able to share the same bus with devices
323 communicating using other I3C protocols (e.g., MIPI Debug for I3CSM – see clause 5.4.1) and compatible
324 SMBus/I2C devices (e.g., EEPROM). Interactions with such devices or protocols are out of scope for this
325 specification.

326 5.1 MCTP use with I3C

327 5.1.1 I3C bus physical topology

328 The physical topology of the I3C bus is presented in Figure 1. There is a single device that plays the role
329 of the Primary (typically it is a Management Controller, Embedded Controller, etc.) and there may be
330 multiple Secondaries sharing the same I3C bus. [Specification for I3C BasicSM, Improved Inter Integrated](#)
331 [Circuit – Basic](#) defines the secondary Primary flow but that is not required for implementing MCTP and is
332 out of scope for this specification.



333


334

Figure 1 – Physical topology of I3C bus

335

336 **5.1.2 I3C communication logical topology and MCTP packet bridging**

337 The topology of the logical communication paths is shown in Figure 2. The Primary can communicate to
 338 any of the Secondaries. Each Secondary can communicate with the Primary only. Any communications
 339 between Secondaries are implemented by MCTP bridge functionality in the Primary, according to the
 340 [Management Component Transport Protocol \(MCTP\) Base Specification](#). Unlike typical MCTP bridges
 341 that transfer data to another port, this data may be retransmitted to the same port. When forwarding, the
 342 physical addressing and PEC gets changed by the bridge to match the requirements of the destination
 343 bus.



344

345

Figure 2 – Logical topology of MCTP over I3C communication

346 Note that the [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#) has its own concept
347 of an I3C bridge device and it requires that I3C bridges implement certain functionality and report their
348 capability using BCR[4] flag. MCTP bridges are a different concept from I3C bridges.

349 There is no relationship between the physical layer I3C addresses and the transport protocol layer MCTP
350 EIDs. I3C addresses are assigned by the I3C Primary, while MCTP EIDs are assigned by the MCTP Bus
351 Owner. These two functions are logically independent but they may be collocated.

352 5.1.3 MCTP Bus Owner for I3C bus¹

353 As defined in [Management Component Transport Protocol \(MCTP\) Base Specification](#), MCTP Bus Owner
354 device is responsible for MCTP endpoints discovery and managing MCTP EID assignments. EID
355 assignment requires physical addressing to be used (with EID = 0, i.e., Null Destination EID or Null
356 Source EID). On the I3C bus, direct communication can only happen with the I3C Primary either as a
357 source or a destination, as described in the previous clause.

358 There may be multiple logical MCTP buses overlaid on a single I3C physical bus:


- 359 • Preferably, the I3C Primary is the MCTP Bus Owner. It can discover all the I3C Secondaries and
360 fulfil the MCTP Bus Owner role for the whole I3C bus (see clause 5.4.1 for the flow details).
- 361 • Additionally, an I3C Secondary can be an MCTP Bus Owner but only for the connection between
362 it and the I3C Primary (see clause 5.4.1 for the flow details as well). Other I3C Secondary devices
363 on the I3C bus are not directly reachable by the I3C Secondary. I3C Secondary acting as an
364 MCTP Bus Owner enables it to act as an MCTP bridge from another MCTP bus. An I3C
365 Secondary that acts as an MCTP Bus Owner cannot be added to an I3C bus using the I3C hot-
366 join mechanism.

367 For example, as shown in Figure 3, two logical buses are created and EIDs are assigned as follows:

- 368 • *Logical MCTP Bus 1, Bridge 1* (I3C Secondary) is the MCTP Bus Owner – *Bridge 1* assigns the
369 EID and EID pool to the I3C Primary because I3C Primary is an endpoint on the *Logical MCTP*
370 *Bus 1*.
- 371 • *Logical MCTP Bus 2, Bridge 2* (I3C Primary) is the MCTP Bus Owner for *Logical MCTP Bus 2* –
372 *Bridge 2* assigns EIDs to all the remaining I3C Secondaries.

373 This concept can be extended and each device on an I3C bus could be a MCTP Bridge to additional
374 MCTP networks.

¹ The term “bus” is used in a different meaning in [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#) and in [Management Component Transport Protocol \(MCTP\) Base Specification](#) context. This clause describes a scenario when multiple MCTP buses are overlaid on a single I3C bus.



375

376

Figure 3 – Sample I3C Secondary as MCTP Bus Owner & bridge

377

378 5.2 MCTP packet encapsulation

379 MCTP packet transfers over I3C slightly differ depending on the communication direction:

- 380 • Primary to Secondary communication follows encapsulation defined in clause 5.2.1
- 381 • Secondary to Primary communication follows encapsulation defined in clause 5.2.2

382 Subclauses below capture the MCTP packet encapsulation details. There is no requirement for the multi-
383 packet MCTP message to be contiguous on the bus.


384 5.2.1 MCTP packet encapsulation: Primary to Secondary

385 5.2.1.1 Overview

386 Transmission of MCTP packets from the Primary to the Secondary happens using Primary-initiated
387 private write transfer as defined in [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#).
388 The transfer shall be directed to the Secondary I3C address used for MCTP protocol communication. For
389 the purpose of this specification, a Secondary shall only support the MCTP protocol at its unique
390 Secondary address and an I3C address shall be dynamically assigned for that purpose. See clause 5.4.1
391 for discussion about protocol discovery when other protocols may be in use on the I3C bus.

392 The MCTP message header and MCTP message data fields map to I3C payload as indicated in Figure 4.
393 After the MCTP message data, there is a PEC byte added – its role is discussed in clause 5.3.1. Please
394 note that the length of the write transfer is dictated by the Primary using Repeated Start/Stop condition.
395 Primary is expected to obey the discovered maximum write length (see clause 5.4.2 for more
396 information).

397 Note that the Secondary does not need I3C address of the Primary because all MCTP packets from a
 398 given Secondary will always be directed to the Primary – the Primary has no explicit address as per
 399 [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#). MCTP Destination EID should be
 400 used to route the MCTP packet to another Secondary if necessary.



401

402

Figure 4 – MCTP over I3C packet transfer format: Primary to Secondary

403 Please note that the MCTP packet transfer shown may be preceded by the optional I3C Broadcast
 404 Address (7'h7E), as defined in the I3C specification. In this transaction, the T-bit is the parity of each byte.

405 As per the [Management Component Transport Protocol \(MCTP\) Base Specification](#), IC and Message
 406 Type byte is only present in the first packet of a fragmented MCTP message.

407

Table 1 – MCTP packet transfer field descriptions

Byte	I3C Field(s)	Description
0	Destination Address RnW	[7:1] I3C Destination Address: The address of the Secondary on the local I3C bus [0] I3C RnW# bit: Shall be set to 0b as all MCTP messages using I3C write transfers.
1	Write Data 1	[7:4] MCTP reserved: This nibble is reserved for definition by the Management Component Transport Protocol (MCTP) Base Specification . [3:0] MCTP header version: Set to 0001b for MCTP v1 devices that are conformant to the Management Component Transport Protocol (MCTP) Base Specification and this version of the MCTP transport binding. All other values = Reserved.

Byte	I3C Field(s)	Description
2	Write Data 2	Destination endpoint ID (*) as defined in Management Component Transport Protocol (MCTP) Base Specification , including special endpoint IDs
3	Write Data 3	Source endpoint ID (*) as defined in Management Component Transport Protocol (MCTP) Base Specification , including special endpoint IDs
4	Write Data 4	[7] SOM: Start Of Message flag (*) [6] EOM: End Of Message flag (*) [5:4] MCTP Packet sequence number (*) [3] Tag Owner (TO) bit (*) [2:0] Message tag (*)
5	Write Data 5	[7] IC: Integrity Check bit (*) [6:0] Message type (*)
6:N-1	Write Data 6:N-1	MCTP message header and data (*)
N	PEC	Packet error code (PEC): All MCTP I3C transfers shall include a PEC byte. The PEC byte shall be transmitted by the source and checked by the destination. Please see clause 5.3.1 for more information.
(*) Indicates a field that is defined by the Management Component Transport Protocol (MCTP) Base Specification .		

408 5.2.1.2 Secondary address ACKs/NACKs

409 The Primary can start another write transfer after the Repeated Start condition on the bus, meaning that
410 multiple MCTP packets can follow one after the other in sequence. In case the Secondary buffer cannot
411 accommodate the maximum packet length (as negotiated according to clause 5.4.2), it shall NACK its
412 address to indicate the potential overflow and a need for retry later. The time to retry is dependent on the
413 implementation – see clause 5.8 for more information.

414 NACK of a Secondary address may indicate that the device buffers are full or the physical absence of the
415 device. The Primary may test for the presence of a device after a NACK with the GETSTATUS CCC. The
416 Secondary shall always respond to GETSTATUS CCC, even if its MCTP data buffer is full. The Primary
417 shall retry GETSTATUS CCC as per [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#),
418 [clause 5.1.9.2.3 Retry Model for Direct GET CCC Commands](#), before it considers the device as
419 absent.

420 5.2.2 MCTP packet encapsulation: Secondary to Primary

421 Transmission of MCTP packets from Secondary to Primary can happen in two modes:

- 422 • In-Band Interrupt mode (IBI mode) or
- 423 • polling mode (described in clause 5.2.2.4).


424 The Secondary is required to support both modes of operation and the Primary can enable or disable IBIs
425 as defined in [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#).

426 **5.2.2.1 Overview – IBI mode**

427 Transmission of MCTP packets from Secondary to Primary according to the IBI mode shall happen using
 428 the following general sequence:

- 429 1. When the Secondary has a MCTP packet ready for transmission to the Primary, it shall initiate an
 430 I3C IBI with MDB = 0xAE (as assigned in [MIPI Mandatory Data Byte \(MDB\) Values Table](#)
 431 registry) to inform the Primary about the data ready.
- 432 2. The Primary shall read the MCTP packet (or multiple packets) from the Secondary using I3C
 433 *Private Read transfer*.

434 This sequence is illustrated in Figure 5:




435


436 **Figure 5 – MCTP over I3C packet transfer sequence: Secondary to Primary**

437 The transaction field explanations are illustrated in Figure 6 and in Table 2 (for pending read notification)
 438 and Table 3 (for the MCTP packet transfer):

(1) Pending read notification using IBI (Slave to Master)



(2) Actual MCTP packet transfer (Master to Slave)



439

440

Figure 6 – MCTP over I3C packet transfer format: Secondary to Primary

441 As defined in the [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#), the read transfer
 442 may start with:

- 443 (a) Repeated Start condition and the I3C Source Secondary address immediately after the IBI or
 444 other traffic – for example, using HCI auto-command as defined in [MIPI I3CSM Host Controller
 445 InterfaceSM Specification](#)
- 446 (b) Start condition and the Secondary address
- 447 (c) Start condition with I3C Broadcast Address (7'h7E), then Repeated Start with the Secondary
 448 address

449 In these transactions, the T-bit is zero to indicate the End-of-Data – see [Specification for I3C BasicSM,
 450 Improved Inter Integrated Circuit – Basic](#), clause 5.1.2.3.4 Ninth Bit of SDR **Slave** Returned (Read) Data
 451 as End-of-Data.

452 As per the [Management Component Transport Protocol \(MCTP\) Base Specification](#), IC and Message
 453 Type byte is only present in the first packet of a fragmented MCTP message.

454

Table 2 – IBI pending read notification field descriptions

Byte	I3C Field(s)	Description
0	Source Address RnW	[7:1] I3C Source Address: The address of the Secondary device [0]: I3C RnW# bit: Shall be set to 1b for all IBIs
1	Mandatory Data Byte (MDB)	[7:0] 0xAE value – MCTP Pending Read ID notification as defined in MIPI Mandatory Data Byte (MDB) Values Table registry

455

456

Table 3 – MCTP packet transfer field descriptions

Byte	I3C Field(s)	Description
0	Source Address RnW	[7:1] I3C Source Address: The address of the Secondary device [0]: I3C RnW# bit: Shall be set to 1b for all Read transfers.
1	Read Data 1	[7:4] MCTP reserved: This nibble is reserved for definition by the Management Component Transport Protocol (MCTP) Base Specification . [3:0] MCTP header version: Set to 0001b for MCTP v1 devices that are conformant to the Management Component Transport Protocol (MCTP) Base Specification and this version of the MCTP transport binding. All other values = Reserved.
2	Read Data 2	Destination endpoint ID (*) as defined in Management Component Transport Protocol (MCTP) Base Specification , including special endpoint IDs
3	Read Data 3	Source endpoint ID (*) as defined in Management Component Transport Protocol (MCTP) Base Specification , including special endpoint IDs
4	Read Data 4	[7] SOM: Start Of Message flag (*) [6] EOM: End Of Message flag (*) [5:4] MCTP Packet sequence number (*) [3] Tag Owner (TO) bit (*) [2:0] Message tag (*)
5	Read Data 5	[7] IC: Integrity Check bit (*) [6:0] Message type (*)
6:N-1	Read Data 6:N-1	MCTP message header and data (*)
N	PEC	Packet error code (PEC): All MCTP I3C transfers shall include a PEC byte. The PEC byte shall be transmitted by the source and checked by the destination. Please see clause 5.3.1 for more information.
(*) Indicates a field that is defined by the Management Component Transport Protocol (MCTP) Base Specification .		

457

458 5.2.2.2 Detailed flow

459 When a Secondary has an MCTP packet available to transfer, it initiates the flow by sending an IBI with a
460 Mandatory Data Byte (MDB) value = 0xAE. This is to inform the Primary that an MCTP packet is available
461 for reading from the Secondary. The Primary should acknowledge the IBI request and read the MDB data
462 from the Secondary. After accepting the request, the Primary may read the packet immediately with a
463 Repeated Start after the IBI or it may do this at a later time. The Primary may queue up several IBI
464 notifications from multiple Secondaries and process them in any order. Delaying reads allows
465 prioritization as well as management of shared buffers.

466 When sending the IBI notification, the Secondary needs to ensure that the MDB has been read by the
467 Primary and ensure the data is available for the next private read request from the Primary. If the Primary
468 NACKs the IBI, then the IBI was not accepted and the Secondary shall retry the IBI at the next
469 opportunity as per [Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic](#), section 5.1.6.2,
470 [Slave Interrupt Request](#) and conformant to section 5.8. The Secondary may interpret consecutive NACKs
471 of an IBI as an error and take actions dependent on implementation.

472 Once the Secondary has sent all the bytes of the MCTP packet and the PEC byte, the Secondary shall
473 indicate the end of data transfer, and the Primary completes the I3C transaction. The next MCTP packet
474 transfer shall happen in a separate transfer. The error cases for this rule are described in clause 5.2.2.7.

475 5.2.2.3 ACKed IBI retransmissions

476 Each Secondary shall also implement a timeout mechanism in order to retransmit the IBI. The timer shall
477 be started when the Primary acknowledges the IBI with MDB and the Secondary is allowed to retransmit
478 the IBI if the read has not happened after this timeout expiration. The number of retransmits and the
479 timeout value are implementation dependent – depends on the Secondary functionality and
480 characteristics of MCTP traffic (urgency of retransmission) and shall conform to clause 5.8 requirements.
481 The Secondary shall also wait for at least one T_{idle} condition on the bus between retransmits.

482 5.2.2.4 Polling mode

483 The Primary can operate in polling mode when IBIs are disabled. In this case, the Primary can do a
484 GETSTATUS CCC to find if IBIs are pending or it may simply attempt read transfers from the Secondary
485 and see if it responds with data. The Primary should ensure a packet read happens within PT timeout, as
486 per clause 5.8.

487 5.2.2.5 Sequences of multiple MCTP packets and reads without IBIs

488 If the Secondary has multiple MCTP packets to send to the Primary, it may signal multiple IBIs, one for
489 each packet. This may happen even if waiting for the Primary to initiate a private read request on a prior
490 MCTP packet. A Secondary may only signal multiple ready packets if it is able to service sequential
491 Primary reads separated by a Repeated Start. Slaves that are unable to respond quickly enough to a
492 sequence of reads separated by Repeated Start conditions shall delay IBI notifications of additional
493 packets until after the prior packet is read.

494 The Primary may also do multiple MCTP packets reads in a sequence even without having received
495 multiple IBIs, as in the following examples:

- 496 • If the Primary receives a multi-packet MCTP message, it may attempt to read subsequent MCTP
497 packets until EOM flag is set in the MCTP header,
- 498 • The Primary knows that the Secondary transmits MCTP packets on strictly periodical basis,
- 499 • The Primary expects more MCTP packets, so it decides to continue reading until a NACK is
500 received (see clause 5.2.2.6 for more information).

501 In the above scenarios, the Secondary shall not send IBIs related to packets that have been read by the
502 Primary.

503 If IBIs are disabled, the Secondary shall still support Primary-initiated reads and provide the next
504 available MCTP packets.

505 **5.2.2.6 NACKs**

506 If the Primary attempts a read when the Secondary has no MCTP packets ready to send, then the
507 Secondary shall NACK the address byte.

508 The Primary shall follow the flow discussed in clause 5.2.1.2 to differentiate between a Secondary device
509 no longer present and a Secondary device NACKing the transfers.

510 **5.2.2.7 Early terminated or prolonged reads**

511 The Secondary expects the whole MCTP packet to be read by the Primary. It may happen, however, that
512 the Primary terminates the read transfer too early or too late:

- 513 • The Primary stops before the Secondary transmits the whole MCTP packet, including the PEC
514 byte, due to unexpected packet content, packet length limit mismatch, or bus errors.
- 515 • The Primary continues to drive the clock even after the Secondary indicated the end of
516 transaction due to bit error on T-bit or clock synchronization error.

517 If this happens, the Primary should interpret the last byte of the received data as PEC to detect packet
518 data corruption and discard the packet. The Secondary shall infer that the Primary received corrupted
519 MCTP packet and retransmit it again from the beginning on the next private read. If IBIs are enabled, the
520 Secondary shall use an IBI to notify the Primary that it has a packet waiting just as if it had a new packet
521 for transmission.

522 **5.2.2.8 Future performance enhancements**

523 IBI speeds are limited to I3C SDR mode only, so the amount of data transferred in the IBI was minimized
524 and instead transferred on a subsequent private read. This enables future migration of reads to I3C HDR
525 mode for more efficient transfer of potentially larger MCTP packets.

526 **5.3 Error detection and handling mechanisms**

527 **5.3.1 MCTP data packets**

528 MCTP relies on the underlying transport to provide packet-level error detection. For I3C, the PEC byte is
529 used to detect transmission errors as described in clause 5.2. The polynomial for CRC-8 calculation is as
530 follows – same as SMBus PEC – and the initial value and a final XOR values are zeros:

$$531 \quad C(x) = x^8 + x^2 + x^1 + 1$$

532 The PEC is calculated independently for each MCTP packet. The PEC calculation restarts with each Start
533 or Repeated Start condition and is inserted after each MCTP packet prior to its termination with Stop or
534 Repeated Start condition.

535 The receiver of the MCTP packet shall verify if the PEC byte is correct for the packet content. If it detects
536 an error, it should discard the received packet.

537 When the sender detects the transmission error, it is recommended to retransmit the corrupted packet.
538 These scenarios are:

- 539 • In case of Secondary-to-Primary transfer, if the transfer is terminated too early or too late, the
540 Secondary can retransmit the packet – see clause 5.2.2.7 for more information,
541 • If the Secondary detects error type S6 or the Primary detects error type M1, then it terminates
542 the data transfer early, as defined in [Specification for I3C BasicSM, Improved Inter Integrated](#)
543 [Circuit – Basic](#). In this case, the MCTP packet can be retransmitted.

544 In the above case, thanks to the last byte interpreted as PEC by the receiver, the error is expected to be
545 detected and the corrupted packet data discarded.

546 5.3.2 CCC error detection and handling

547 The following recommendations should be followed in order to lower the probability of silent errors during
548 I3C CCCs:

- 549 • The dynamic addresses should be assigned for maximum Hamming distance between any two
550 addresses without using reserved addresses listed in [Specification for I3C BasicSM, Improved](#)
551 [Inter Integrated Circuit – Basic](#) – this is to lower the probability of an incorrect device receiving a
552 CCC,
553 • CCCs should be individually terminated with a Stop condition – this is to prevent getting stuck in
554 Dynamic Address Assignment mode,
555 • Table 4 recommends the best workarounds to make mandatory CCCs more reliable.

556 Enhancements for optional CCCs are implementation dependent.

557 **Table 4 – Recommended behaviors for robust CCCs**

CCC	Error Description	Recommended Behavior
GETBCR GETDCR GETMRL GETMWL GETPID GETSTATUS	Incorrect value read (due to bit errors in the data field) or value from wrong device (due to bit errors in the address field)	Keep issuing CCC until 2 consecutive read values match. Discard any reads returning invalid values. For GETSTATUS, if the difference between the first and second reading is only the auto cleared Protocol Error flag they should be considered as a match with the Protocol Error flag set.
ENEC DISEC	Incorrect enable/disable event byte value or wrong address (includes S1, S2 error types defined in Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic)	An unexpected IBI received from a device indicates a redundant DISEC IBI command is required. If Primary times out when waiting for an IBI from a Secondary, then it is possible that the Secondary interrupts are unintentionally disabled and the Primary should use GETSTATUS to see if an interrupt is pending and enable IBIs again.
ENTDAA	Incorrect CCC received (S1 error defined in Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic or undetected by parity check) or wrong address (due to bit errors in the address field)	Assign addresses to all participating devices that do not yet have a dynamic address then repeat CCC until two consecutive ENTDAAs do not detect additional devices. Confirm address assignments with ACK from directed traffic to that address.

CCC	Error Description	Recommended Behavior
SETNEWDA	If a new address is set incorrectly, wrong device changes address, two devices may end up with same address (S2 error type defined in Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic)	Primary shall issue a GETPID CCC before and after SETNEWDA to verify if the same device responds at the new address. If there is an error (device does not respond or a different PID is detected), recovery would be via reassigning all dynamic addresses on the bus with RSTDAA.
ENTAS0	CCC not recognized by target (S1 error defined in Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic or undetected by parity check) or wrong address (due to bit errors in the address field)	AS-type CCCs are just hints so errors can be ignored.
RSTDAA	CCC not recognized by target (S1 error defined in Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic or undetected by parity check) or wrong address (due to bit errors in the address field)	Issue the CCC twice.
SETMWL SETMRL	Incorrect value (S2 error defined in Specification for I3C BasicSM, Improved Inter Integrated Circuit – Basic or undetected by parity check) or wrong address (due to bit errors in the address field)	Read back to confirm the value twice with the corresponding GET CCC. If the GET values differ, then keep reading until 2 GET values match. If the matched values differ from the written value, then set it again as per clause 5.4.2.

558

559 **5.3.3 “Stuck SDA” condition handling**

560 A possible error condition exists where a Secondary that is driving the data line (SDA) of the bus could
 561 continue driving the data line even when Primary expects it to be released. This can happen, for example,
 562 during read transfer due to a missed clock cycle, during ACK, etc.

563 In order to recover, the Primary shall attempt the following sequence in SDR mode with an early exit as
 564 soon as SDA goes high, followed by a Stop condition:

- 565 1. The Primary shall drive 8 clocks. The Secondary is required to drive SDA High for the 9th T-Bit.
 566 The Primary shall watch for SDA going High, and stop the read by driving SDA Low when the
 567 clock line (SCL) is High.
- 568 2. The Primary shall hold SCL level (High or Low) for 150 μs. The Secondary shall implement a
 569 detector that determines if the SCL clock has not changed for 100 μs or more and switch SDA to
 570 High-Z and wait for Repeated Start or Stop.
- 571 3. The Primary should drive SCL low for at least 35ms.

572 The last recovery step attempts to recover devices that implement SMBus timeout t_{timeout} as defined in
 573 [System Management Bus \(SMBus\) Specification](#) in Table 1. SMBus AC specifications, Note 2. Such
 574 devices are expected to release the SDA line after 25ms and be ready to receive a new Start condition
 575 after at most 35ms.


576 **5.4 MCTP support and capabilities discovery**

577 Primary shall be a MCTP-aware device (typically a management controller in the system) and a MCTP
 578 bridge. Primary can be connected to various Slaves that can support different protocols. For this reason,
 579 a discovery method is defined in this clause to allow the Primary to find out which devices talk MCTP and
 580 what characteristics they support.

581 **5.4.1 Initialization and discovery flow**

582 MCTP devices are identified by their Device Characteristic Registers (DCR) value of 0xCC as uniquely
 583 reserved by [MIPI Device Characteristics Register \(DCR\) Assignments](#). MCTP devices on an I3C bus shall
 584 support Dynamic Address Assignment and removable devices shall issue Hot-Join IBIs on power up.
 585 Device interrupts shall be enabled by default after the device is powered on or reset.

586 The Primary discovers which devices on the bus are capable of supporting MCTP by reading their DCR.
 587 DCR can be obtained while assigning them addresses as shown in Figure 7, for example. This simplified
 588 sample flow only shows setup of a single new device and does not include discovery of support for MCTP
 589 packets larger than 64 bytes or alternative methods to read the DCR or assign addresses.



590

591 **Figure 7 – Sample I3C dynamic address assignment flow and MCTP discovery**

592 It is assumed that the I3C Secondary will only support the MCTP protocol and a unique I3C address will
 593 be dynamically assigned for that purpose. In this case, private reads and writes from this I3C address
 594 only transfer MCTP packets. After an MCTP-capable I3C Primary discovers that a Secondary supports
 595 MCTP, it shall send an MCTP command to the Secondary, for example, *Get MCTP Version*. This MCTP
 596 command will inform the Secondary that the Primary supports MCTP.

597 The *Discovery Notify* MCTP message is used during the EID assignment process (see clause 5.1.3 for
 598 more information about different logical topologies on I3C bus):

- 599 • If the I3C Secondary is waiting for the EID to be assigned by the I3C Primary, it shall send the
 600 *Discovery Notify* message to the I3C Primary to trigger the EID assignment process;
- 601 • If the I3C Primary anticipates its EID could be assigned by a particular Secondary, it shall send
 602 the *Discovery Notify* message directly to the Secondary to trigger the EID assignment process;
- 603 • If the I3C Primary does not have the predetermined knowledge about which Secondary assigns
 604 the EID, the I3C Primary is allowed to send the *Discovery Notify* message to multiple Slaves.

605 Note that *Prepare for Endpoint Discovery* or *Endpoint Discovery* MCTP control commands are not used to
 606 discover MCTP endpoints. I3C devices use the dynamic address assignment process and hot-join
 607 mechanisms to discover if other I3C devices are present on or joining the I3C bus (a Secondary device
 608 can only discover the presence of the Primary device, not the rest of the I3C bus, as explained in
 609 clauses 5.1.2 and 5.1.3).

610 5.4.2 Transmission unit sizes

611 I3C MCTP devices shall support the minimum of 64 byte MCTP payload as the baseline (see section 8.3
 612 in [Management Component Transport Protocol \(MCTP\) Base Specification](#)). This results in the minimum
 613 I3C transfer size limit that every MCTP over I3C implementation shall support when receiving data: 69
 614 bytes (i.e., 64 bytes of MCTP payload + 4 bytes of MCTP header + 1 byte of PEC). The value of 69 is the
 615 default baseline transfer length for reads and writes of MCTP over I3C and cannot be negotiated smaller.

616 Secondary or Primary implementations may support longer transfers than the above default but they shall
 617 discover and negotiate their use. Transfer sizes accepted by a particular MCTP Endpoint are discovered
 618 as defined in Section 8.3.1 in [Management Component Transport Protocol \(MCTP\) Base Specification](#),
 619 i.e., via a message type specific mechanism. Transfer sizes of a path are discovered according to section
 620 9.5 in [Management Component Transport Protocol \(MCTP\) Base Specification](#), i.e., using Query Hop
 621 MCTP commands sent to each bridge on the path.

622 In order to respond to Query Hop command, I3C devices that implement the MCTP bridging functionality
 623 and transmission units larger than the baseline minimum shall use SETMWL/GETMWL and/or
 624 SETMRL/GETMRL I3C CCCs to establish the maximum transfer length from Primary to Secondary or
 625 from Secondary to Primary, respectively. Each direction may support a different length limit. If these pairs
 626 of CCCs are not used or not supported, it means that the baseline minimum is used for a specific
 627 direction of communication.

628 For the Primary-to-Secondary direction (transfers defined in clause 5.2.1), packet size limit bigger than
 629 the baseline minimum may be optionally established according to the following flow:

- 630 (1) The Primary sends SETMWL CCC to the Secondary with the length equal to the maximum length
 631 the Primary would like to send. If the Secondary is capable to support the new length, it will
 632 accept it or otherwise it will change its maximum write length to the largest value it can support.
- 633 (2) The Primary sends GETMWL CCC to the Secondary (clause 5.3.2 rules shall be followed to
 634 verify the correctness of the transfer). The Secondary responds with its current maximum write
 635 length.

636 For the Secondary-to-Primary direction (transfers defined in in clause 5.2.2), packet size limit bigger than
 637 the baseline minimum may be optionally established according to the following flow:

- 638 (1) The Primary sends SETMRL CCC to the Secondary with the length equal to the maximum length
 639 the Primary would like to receive. If the Secondary is capable to support the new length, it will
 640 accept it or otherwise it will change its maximum read length to the largest value it can support.
 641 (2) The Primary sends GETMRL CCC to the Secondary (clause 5.3.2 rules shall be followed to verify
 642 the correctness of the transfer). The Secondary responds with its current maximum read length.

643 As defined in clause 5.3.2, the above sequences may be repeated to detect and correct any transmission
 644 errors.

645 The size values in these CCCs shall include the PEC defined in clause 5.3.1 as well as the MCTP header
 646 fields. They do not include the I3C Secondary address fields². Please note that SETMRL/GETMRL CCCs
 647 also need to report the IBI payload size (because a Secondary that supports MCTP shall support IBIs).

648 If these CCCs are implemented, they indicate the upper bound accepted by the I3C devices. MCTP
 649 maximum transmission unit cannot exceed these limits. Not all MCTP packets are of maximum length.
 650 Some MCTP packets may be shorter than the above limits (either baseline or negotiated length). I3C
 651 transfers will indicate the actual size of a particular packet (for reads, the T-bit is used by the Secondary
 652 to indicate end of data; for writes the Primary ends the transfer with a Stop or Repeated Start). No
 653 padding is needed in such a case.

654 5.5 Supported media

655 The transport binding defined in this specification has been designed to work with I3C buses. The I3C
 656 media type identifier for this binding spec is defined in [Management Component Transport Protocol](#)
 657 ([MCTP IDs and Codes](#), section 7 *MCTP physical medium identifiers*).

658 5.6 Physical address format for MCTP control messages

659 The address format shown in Table 5 shall be used for MCTP control commands that require a physical
 660 address parameter to be returned for a bus that uses this transport binding with one of the supported
 661 media types listed in 5.5. This includes commands such as the Resolve Endpoint ID, Routing Information
 662 Update, and Get Routing Table Entries commands.

663

Table 5 – Physical address format

Format Size	Layout and Description
1 byte	[7:1] I3C address bits [0] 0b

664 A valid I3C address shall be used to refer to a Secondary. Since the Primary does not really have any
 665 address, a special value of zero (7'h00) is used to indicate the Primary when it is necessary.

² I3C specification does not clearly define if the I3C address field is included but this is the interpretation agreed at MIPI when working on this specification.

666 **5.7 Get endpoint ID medium-specific information**

667 The medium-specific information as shown in Table 6 shall be used for the medium-specific Information
 668 field returned in the response to the Get Endpoint ID MCTP control message.

669 **Table 6 – Medium-specific information**

Description
[7:0] reserved

670 **5.8 MCTP packet and control message timing requirements**

671 In I3C, all traffic passes through the Primary and it is responsible for all bus timing and fairness. The
 672 Primary should attempt to ensure all device traffic makes progress, but in some cases the Primary may
 673 disable interrupts or postpone some traffic to focus on higher priorities.

674 Slaves should retry packet transmission (i.e., repeat IBI notifications) until the Primary pauses retries with
 675 disabled interrupts or reads the packet. In some implementations a queued packet cannot be modified or
 676 retracted. If the PT expires, the endpoint may silently discard the packet.

677 When a Secondary does not accept MCTP packets from a Primary, the Primary may confirm the
 678 presence of the Secondary with GETSTATUS CCC, as described in clause 5.2.1.2. If the Secondary is
 679 present, the Primary may keep retrying indefinitely or stop after PT elapses.

680 **Table 7 – Timing specifications for MCTP data packets on I3C**

Timing Specification	Symbol	Value	Description
Endpoint packet level timeout	PT	100ms	The minimum time an endpoint shall attempt resending an MCTP packet in the following scenarios: <ul style="list-style-type: none"> the Secondary shall retry an IBI, when it is NACKed by the Primary, or ACKed without a read, or if interrupts are disabled (IBIs that lose arbitration are not counted as an attempt), the Primary shall retry writing a packet to a Secondary. If interrupts are enabled, there should be at least 8 retry attempts before timing out.

681 **Table 8 – Timing specifications for MCTP control messages on I3C**

Timing Specification	Symbol	Min	Max	Description
Endpoint ID reclaim	TRECLAIM	5 sec	-	Minimum time that a bus owner shall wait before reclaiming the EID for a non-responsive hot-plug endpoint (i.e., not ACKing repeated GETSTATUS CCCs).
Number of request retries	MN1	2	none	Total of three tries, minimum: the original try plus two retries. The maximum number of retries for a given request is limited by the requirement that all retries shall occur within MT4, max of the initial request.

Timing Specification	Symbol	Min	Max	Description
Request-to-response time	MT1	–	100 ms	This interval is measured at the responder from the end of the reception of the MCTP Control Protocol request to the beginning of the transmission of the response (that is, beginning of IBI for Secondary initiated transfer or beginning of the write transfer for the Primary initiated transfer). This requirement is tested under the condition where the responder can successfully transmit the response on the first try.
Time-out waiting for a response	MT2	MT1 max ^[1] + 2 * MT3 max	MT4, min ^[1]	This interval at the requester sets the minimum amount of time that a requester should wait before retrying a MCTP control request. This interval is measured at the requester from the end of the successful transmission of the MCTP control request to the beginning of the reception of the corresponding MCTP control response. NOTE: This specification does not preclude an implementation from adjusting the minimum time-out waiting for a response to a smaller number than MT2 based on the measured response times from responders. The mechanism for doing so is outside the scope of this specification.
Transmission Delay	MT3	-	100 ms	Time to take into account transmission delay of an MCTP Control Protocol message. Measured as the time between the end of the transmission of an MCTP Control Protocol message at the transmitter to the beginning of the reception of the MCTP Control Protocol message at the receiver.
Inter-Packet delay for Multi-Packet messages	MT3a	-	100 ms	Allowed time measured from the end of the transmission of an MCTP packet with EOM=0 to the beginning of the following MCTP packet of the same Message (see Message assembly in Management Component Transport Protocol (MCTP) Base Specification), measured at the transmitter
Instance ID expiration interval	MT4	5 sec ^[2]	6 sec	Interval after which the instance ID for a given response will expire and become reusable if a response has not been received for the request. This is also the maximum time that a responder tracks an instance ID for a given request from a given requester.

Timing Specification	Symbol	Min	Max	Description
<p>NOTE 1: Unless otherwise specified, this timing applies to the mandatory and optional MCTP commands.</p> <p>NOTE 2: If a requester is reset, it may produce the same sequence number for a request as one that was previously issued. To guard against this, it is recommended that sequence number expiration be implemented. Any request from a given requester that is received more than MT4 seconds after a previous, matching request should be treated as a new request, not a retry.</p>				

ANNEX A (informative)

Notation

682
683
684
685
686

687 Notations

688 Examples of notations used in this document are as follows:

- 689 • 2:N In field descriptions, this will typically be used to represent a range of byte offsets
690 starting from byte two and continuing to and including byte N. The lowest offset is on
691 the left, the highest is on the right.
- 692 • (6) Parentheses around a single number can be used in message field descriptions to
693 indicate a byte field that may be present or absent.
- 694 • (3:6) Parentheses around a field consisting of a range of bytes indicates the entire range
695 may be present or absent. The lowest offset is on the left, the highest is on the right.
- 696 • PCIe Underlined, blue text is typically used to indicate a reference to a document or
697 specification called out in 2, "Normative References" or to items hyperlinked within the
698 document.
- 699 • [4] Square brackets around a number are typically used to indicate a bit offset. Bit offsets
700 are given as zero-based values (that is, the least significant bit offset = 0).
- 701 • [7:5] A range of bit offsets. The most significant bit is on the left, the least significant bit is
702 on the right.
- 703 • 1b The lower case "b" following a number consisting of 0s and 1s is used to indicate the
704 number is being given in binary format.
- 705 • 0x12A A leading "0x" is used to indicate a number given in hexadecimal format.

706

707
708
709
710
711

ANNEX B (informative)

Change log

Version	Date	Description
1.0.0	YYYY-MM-DD	<Leave blank for first version.>

712