

**3 Version: 3.9.0** 3.9.0 3.0 3.9.0 3.9.0 3.9.0 3.9.0 3.9.0 3.9.0 3.9.0 3.9.0 3.9.0

4 Document Identifier: DSP0134

5 Date: 2025-07-07

6 Version History: <a href="https://www.dmtf.org/dsp/DSP0134">https://www.dmtf.org/dsp/DSP0134</a>

7 Supersedes: 3.8.0

8 **Document Class: Normative** 

9 Document Status: Published

10 Document Language: en-US

- 11 Copyright Notice
- 12 Copyright © 2000–2002, 2004, 2006, 2008–2012, 2015–2016, 2018–2025 DMTF. All rights reserved.
- 13 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
- 14 management and interoperability. Members and non-members may reproduce DMTF specifications and
- 15 documents for uses consistent with this purpose, provided that correct attribution is given. As DMTF
- 16 specifications may be revised from time to time, the particular version and release date should always be
- 17 noted.
- 18 Implementation of certain elements of this standard or proposed standard may be subject to third-party
- 19 patent rights, including provisional patent rights (herein "patent rights"), DMTF makes no representations
- to users of the standard as to the existence of such rights and is not responsible to recognize, disclose, or
- 21 identify any or all such third-party patent right owners or claimants, nor for any incomplete or inaccurate
- 22 identification or disclosure of such rights, owners, or claimants. DMTF shall have no liability to any party,
- in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, disclose, or
- 24 identify any such third-party patent rights, or for such party's reliance on the standard or incorporation
- 25 thereof in its products, protocols, or testing procedures, DMTF shall have no liability to any party
- implementing such standards, whether such implementation is foreseeable or not, nor to any patent
- owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is
- 28 withdrawn or modified after publication, and shall be indemnified and held harmless by any party
- 29 implementing the standard from any and all claims of infringement by a patent owner for such
- 30 implementations.
- 31 For information about patents held by third parties which have notified DMTF that, in their opinion, such
- 32 patents may relate to or impact implementations of DMTF standards, visit
- 33 https://www.dmtf.org/about/policies/disclosures.
- 34 This document's normative language is English. Translation into other languages is permitted.

# **CONTENTS**

36	For	eword			10
37	Intr	oductio	on		12
38		Docu	ment cor	nventions	12
39				aphical conventions	
40				ent version number conventions	
41	1	Scon			
42	•	1.1		ted processor architectures	
43	2			erences	
44	3			finitions	
45	4	•		abbreviated terms	
46	5	Acce		IBIOS information	
47		5.1		l	
48		5.2	Table c	onvention	
49			5.2.1	SMBIOS 2.1 (32-bit) Entry Point	
50			5.2.2	SMBIOS 3.0 (64-bit) Entry Point	24
51	6	SMB	IOS struc	ctures	25
52		6.1	Structu	re standards	25
53			6.1.1	Structure evolution and usage guidelines	25
54			6.1.2	Structure header format	27
55			6.1.3	Text strings	27
56		6.2		ed structures and data	
57		6.3	SMBIO	S fields and CIM MOF properties	29
58	7	Struc	ture defii	nitions	30
59		7.1	Platforr	m Firmware Information (Type 0)	30
60			7.1.1	Firmware Characteristics	32
61			7.1.2	Firmware Characteristics Extension Bytes	33
62		7.2	System	Information (Type 1)	34
63			7.2.1	System — UUID	35
64			7.2.2	System — Wake-up Type	
65		7.3		pard (or Module) Information (Type 2)	
66			7.3.1	Baseboard — feature flags	
67			7.3.2	Baseboard — Board Type	
68		7.4	•	Enclosure or Chassis (Type 3)	
69			7.4.1	System Enclosure or Chassis Types	
70			7.4.2	System Enclosure or Chassis States	
71			7.4.3	System Enclosure or Chassis Security Status	
72			7.4.4	System Enclosure or Chassis — Contained Elements	
73		7.5		sor Information (Type 4)	43
74			7.5.1	Processor Information — Processor Type	
75			7.5.2	Processor Information — Processor Family	
76			7.5.3	Processor ID field format	
77			7.5.4	Processor Information — Voltage	
78			7.5.5	Processor Information — Processor Upgrade	
79			7.5.6	Processor Information — Core Count	
80			7.5.7	Processor Information — Core Enabled	
81			7.5.8	Processor Information — Thread Count	
82			7.5.9	Processor Characteristics Processor Information — Thread Enabled	
83 94			7.5.10	Processor Information — Inread Enabled  Processor Information — Processor Version	
84 85		7.6		y Controller Information (Type 5, Obsolete)	
86		7.6	7.6.1	Memory Controller Error Detecting Method	
50			7.U.I	Monory Controller Error Detecting Method	

87		7.6.2 Memory Controller Error Correcting Capability	
88		7.6.3 Memory Controller Information — Interleave Support	
89		7.6.4 Memory Controller Information — Memory Speeds	63
90	7.7	Memory Module Information (Type 6, Obsolete)	64
91		7.7.1 Memory Module Information — Memory Types	65
92		7.7.2 Memory Module Information — Memory Size	65
93		7.7.3 Memory subsystem example	66
94	7.8	Cache Information (Type 7)	
95		7.8.1 Cache Information — Maximum Cache Size and Installed Size	
96		7.8.2 Cache Information — SRAM Type	
97		7.8.3 Cache Information — Error Correction Type	
98		7.8.4 Cache Information — System Cache Type	
99		7.8.5 Cache Information — Associativity	
100	7.9	Port Connector Information (Type 8)	
101		7.9.1 Port Information example	
102		7.9.2 Port Information — Connector Types	
103		7.9.3 Port Types	
104	7.10	System Slots (Type 9)	
105		7.10.1 System Slots — Slot Type	
106		7.10.2 System Slots — Slot Data Bus Width	
107		7.10.3 System Slots — Current Usage	
108		7.10.4 System Slots — Slot Length	
109		7.10.5 System Slots — Slot ID	
110		7.10.6 Slot Characteristics 1	
111		7.10.7 Slot Characteristics 2	
112		7.10.8 Segment Group Number, Bus Number, Device/Function Number	
113		7.10.9 Peer Devices	
114		7.10.10 System Slots — Slot Information	
115		7.10.11 System Slots — Slot Physical Width	
116		7.10.11 System Slots — Slot Pitch	
117		7.10.13 System Slots — Slot Height	
118	7.11	On Board Devices Information (Type 10, Obsolete)	
119	7	7.11.1 Onboard Device Types	
120	7 12	OEM Strings (Type 11)	
121	7.12	System Configuration Options (Type 12)	84
122	7.14		84
123	7.15	Group Associations (Type 14)	
124	7.16	System Event Log (Type 15)	
125	7.10	7.16.1 Supported Event Log Type descriptors	
126		7.16.2 Indexed I/O Access method	
127		7.16.3 Access Method Address — DWORD layout	
128		7.16.4 Event Log organization	
120			
130		· · · · · · · · · · · · · · · · · · ·	
131	7 17	7.16.6 Log Record format	
132	1.17		
		7.17.1 Memory Array — Location	
133		7.17.2 Memory Array — Use	
134	7 40	7.17.3 Memory Array — Error Correction Types	
135	7.18	Memory Device (Type 17)	
136		7.18.1 Memory Device — Form Factor	
137		7.18.2 Memory Device — Type	
138		7.18.3 Memory Device — Type Detail	
139		7.18.4 Memory Device — Memory Speed	
140		7.18.5 Memory Device — Extended Size	
141		7.18.6 Memory Device — Memory Technology	
142		7.18.7 Memory Device — Memory Operating Mode Capability	107

143		7.18.8 Memory Device — Module Manufacturer ID	107
144		7.18.9 Memory Device — Module Product ID	
145		7.18.10 Memory Device — Memory Subsystem Controller Manufacturer ID	107
146		7.18.11 Memory Device — Memory Subsystem Controller Product ID	
147		7.18.12 Memory Device — Volatile Size, Non-volatile Size, Cache Size	
148		7.18.13 Memory Device — Type Logical and Logical Size	
149		7.18.14 Memory Device — Extended Speed	
150		7.18.15 Memory Device — PMIC0 Manufacturer ID	
151		7.18.16 Memory Device — PMIC0 Revision Number	
152		7.18.17 Memory Device — RCD Manufacturer ID	
153		7.18.18 Memory Device — RCD Revision Number	
154	7 10	32-Bit Memory Error Information (Type 18)	
155	1.19	7.19.1 Memory Error — Error Type	
156 157		7.19.2 Memory Error — Error Granularity	
157	7.00	7.19.3 Memory Error — Error Operation	
158	7.20	Memory Array Mapped Address (Type 19)	
159	7.21	Memory Device Mapped Address (Type 20)	
160	7.22	Built-in Pointing Device (Type 21)	
161		7.22.1 Pointing Device — Type	
162		7.22.2 Pointing Device — Interface	
163	7.23	Portable Battery (Type 22)	
164		7.23.1 Portable Battery — Device Chemistry	
165	7.24	System Reset (Type 23)	
166	7.25	Hardware Security (Type 24)	120
167	7.26	System Power Controls (Type 25)	120
168		7.26.1 System Power Controls — Calculating the Next Scheduled Power-on Time	121
169	7.27	Voltage Probe (Type 26)	
170		7.27.1 Voltage Probe — Location and Status	
171	7.28	Cooling Device (Type 27)	
172		7.28.1 Cooling Device — Device Type and Status	
173	7.29	Temperature Probe (Type 28)	
174		7.29.1 Temperature Probe — Location and Status	
175	7.30	Electrical Current Probe (Type 29)	
176	1.00	7.30.1 Current Probe — Location and Status	
177	7.31	Out-of-Band Remote Access (Type 30)	
178	7.32	Boot Integrity Services (BIS) Entry Point (Type 31)	128
179	7.33	System Boot Information (Type 32)	
180	7.55	7.33.1 System boot status	
181	7 2/	64-Bit Memory Error Information (Type 33)	
		Management Device (Type 34)	
182 183	1.33		
184		7.35.1 Management Device — Type	
	7.00	7.35.2 Management Device — Address Type	
185	7.36	Management Device Component (Type 35)	
186	7.37	Management Device Threshold Data (Type 36)	
187	7.38	Memory Channel (Type 37)	
188		7.38.1 Memory Channel — Channel Type	
189	7.39	IPMI Device Information (Type 38)	133
190		7.39.1 IPMI Device Information — BMC Interface Type	
191	7.40	System Power Supply (Type 39)	
192		7.40.1 Power supply characteristics	
193	7.41	Additional Information (Type 40)	
194		7.41.1 Additional Information Entry format	138
195	7.42	Onboard Devices Extended Information (Type 41)	139
196		7.42.1 Reference Designation	140
197		7.42.2 Onboard Device Types	140
198		7.42.3 Device Type Instance	

247	Table 25 – Processor Information: Processor Upgrade field	56
248	Table 26 – Examples of Core Count and Core Count 2 use	59
249	Table 27 – Processor Characteristics	
250	Table 28 – Memory Controller Information (Type 5, Obsolete) structure	61
251	Table 29 – Memory Controller Error Detecting Method field	63
252	Table 30 – Memory Controller Error Correcting Capability field	63
253	Table 31 – Memory Controller Information: Interleave Support field	
254	Table 32 – Memory Controller Information: Memory Speeds Bit field	63
255	Table 33 – Memory Module Information (Type 6, Obsolete) structure	64
256	Table 34 – Memory Module Information: Memory Types	65
257	Table 35 – Memory Module Information: Memory Size field	65
258	Table 36 – Cache Information (Type 7) structure	68
259	Table 37 – Cache Information: SRAM Type field	69
260	Table 38 – Cache Information: Error Correction Type field	
261	Table 39 – Cache Information: System Cache Type Field	70
262	Table 40 – Cache Information: Associativity field	
263	Table 41 – Port Connector Information (Type 8) structure	
264	Table 42 – Port Information: Connector Types Field	
265	Table 43 – Port Types field	73
266	Table 44 – System Slots (Type 9) structure	
267	Table 45 – System Slots: Slot Type field	
268	Table 46 – System Slots: Slot Width field	
269	Table 47 – System Slots: Current Usage field	
270	Table 48 – System Slots: Slot Length field	
271	Table 49 – System Slots: Slot ID	
272	Table 50 – Slot Characteristics 1 field	
273	Table 51 – Slot Characteristics 2	80
274	Table 52 – System Slots: Peer Segment/Bus/Device/Function/Width Groups	81
275	Table 53 – System Slots — Slot Height	
276	Table 54 – On Board Devices Information (Type 10, Obsolete) structure	
277	Table 55 – Onboard Device Types	83
278	Table 56 – OEM Strings (Type 11) structure	83
279	Table 57 – System Configuration Options (Type 12) structure	
280	Table 58 – Firmware Language Information (Type 13) structure	84
281	Table 59 – Group Associations (Type 14) structure	
282	Table 60 – System Event Log (Type 15) structure	
283	Table 61 – Supported Event Log Type Descriptors	89
284	Table 62 – Access Method Address: DWORD layout	90
285	Table 63 – Event Log organization	90
286	Table 64 – Log Header format	91
287	Table 65 – Log Header Type 1 format	91
288	Table 66 – Log Record format	92
289	Table 67 – Event Log types	
290	Table 68 – Event Log Variable Data Format Type	
291	Table 69 – POST Results Bitmap	
292	Table 70 – System management types	
293	Table 71 – Physical Memory Array (Type 16) structure	
294	Table 72 – Memory Array: Location field	

295	Table 73 – Memory Array: Use field	99
296	Table 74 – Memory Array: Error Correction Types field	99
297	Table 75 – Memory Device (Type 17) structure	100
298	Table 76 – Memory Device: Form Factor field	104
299	Table 77 – Memory Device: Type	104
300	Table 78 – Memory Device: Type Detail field	105
301	Table 79 – Memory Device: Memory Technology field	106
302	Table 80 – Memory Device: Memory Operating Mode Capability	107
303	Table 81 – 32-Bit Memory Error Information (Type 18) structure	110
304	Table 82 – Memory Error: Error Type field	111
305	Table 83 – Memory Error: Error Granularity field	112
306	Table 84 – Memory Error: Error Operation field	112
307	Table 85 – Memory Array Mapped Address (Type 19) structure	112
308	Table 86 – Memory Device Mapped Address (Type 20) structure	114
309	Table 87 – Built-in Pointing Device (Type 21) structure	115
310	Table 88 – Pointing Device: Type field	116
311	Table 89 – Pointing Device: Interface field	116
312	Table 90 – Portable Battery (Type 22) structure	117
313	Table 91 – Portable Battery: Device Chemistry field	118
314	Table 92 – System Reset (Type 23) structure	119
315	Table 93 – Hardware Security (Type 24) structure	120
316	Table 94 – System Power Controls (Type 25) structure	
317	Table 95 – Voltage Probe (Type 26) structure	121
318	Table 96 – Voltage Probe: Location and Status fields	122
319	Table 97 – Cooling Device (Type 27) structure	123
320	Table 98 – Cooling Device: Device Type and Status fields	124
321	Table 99 – Temperature Probe (Type 28) structure	124
322	Table 100 – Temperature Probe: Location and Status field	
323	Table 101 – Electrical Current Probe (Type 29) structure	
324	Table 102 – Current Probe: Location and Status field	
325	Table 103 – Out-of-Band Remote Access (Type 30) structure	
326	Table 104 – System Boot Information (Type 32) structure	
327	Table 105 – System boot status	
328	Table 106 – 64-Bit Memory Error Information (Type 33) structure	
329	Table 107 – Management Device (Type 34) structure	
330	Table 108 – Management Device: Type field	
331	Table 109 – Management Device: Address Type field	
332	Table 110 – Management Device Component (Type 35) structure	
333	Table 111 – Management Device Threshold Data (Type 36) structure	
334	Table 112 – Memory Channel (Type 37) structure	
335	Table 113 – Memory Channel: Channel Type field	
336	Table 114 – IPMI Device Information (Type 38) Structure	
337	Table 115 – IPMI Device Information: BMC Interface Type field	
338	Table 116 – System Power Supply (Type 39) structure	
339	Table 117 – Power supply characteristics	
340	Table 118 – Additional Information (Type 40) structure	
341	Table 119 – Additional Information Entry format	
342	Table 120 – Onboard Devices Extended Information (Type 41) structure	139

DSP0134

**SMBIOS Specification** 

### DSP0134

## **SMBIOS Specification**

343	Table 121 – Onboard Device Types field	140
344	Table 122 – Management Controller Host Interface (Type 42) structure	141
345	Table 123 – Protocol Record Data Format	142
346	Table 124 – Management Controller Host Interface Types	142
347	Table 125 – Management Controller Host Interface Protocol Types	142
348	Table 126 – TPM Device (Type 43) structure	143
349	Table 127 – TPM Device Characteristics	143
350	Table 128 – Processor Additional Information (Type 44) structure	
351	Table 129 – Processor-Specific Block Format	144
352	Table 130 – Processor Architecture Types	144
353	Table 131 – 64-bit ARM (AArch64) Processor Processor-specific Data	145
354	Table 132 – AArch64 Architecture Data	146
355	Table 133 – Firmware Inventory Information (Type 45) structure	148
356	Table 134 – Version Formats	149
357	Table 135 – Firmware ID Formats	149
358	Table 136 – Firmware Inventory Characteristics	
359	Table 137 – Firmware Inventory State Information	150
360	Table 138 – String Property (Type 46) structure	151
361	Table 139 – String Property IDs	151
362	Table 140 – Inactive (Type 126) structure	
363	Table 141 – End-of-Table (Type 127) structure	152
364		

365		Foreword					
366	The <i>SM</i>	BIOS Specification (DSP0134) was prepared by the SMBIOS Working Group.					
367 368		s a not-for-profit association of industry members dedicated to promoting enterprise and systems ment and interoperability. For information about DMTF, see <a href="https://www.dmtf.org">https://www.dmtf.org</a> .					
369	Ackno	wledgments					
370	DMTF a	cknowledges the following individuals for their contributions to this specification:					
371	•	Harb Abdulhamid – Ampere Computing					
372	•	Michael Anderson – Microsoft					
373	•	Kimon Berlin – HP					
374	•	Patrick Caporale – Lenovo					
375	•	Darren Cepulis – HP					
376	•	Sai Chaganty – Intel					
377	•	Richard Chan – Dell					
378	•	Edhaya Chandran G – ARM					
379	•	Abner Chang – Hewlett Packard Enterprise					
380	•	0.11. (0) 1. (4.5. ) 1. (5. )					
381	•	Philip Chidester – AMD					
382	•	Barbara Craig – Hewlett Packard Enterprise					
383	•	Lowell Dennis – Hewlett Packard Enterprise					
384	•	Kevin Depew – Hewlett Packard Enterprise					
385	•	Jeremy Duke – Intel					
386	•	Samer El-Haj-Mahmoud – Arm					
387	•	Boyce Hong – Micron					
388	•	Fred Jair – AMD					
389	•	Boaz Kahana – Phoenix Technologies					
390	•	Garrett Kirkendall – AMD					
391	•	Jeff Leaming – HP Inc.					
392	•	Chao Li – Loongson					
393	•	Yi Li – Huawei					
394	•	Jose Marinho – Arm					
395	•	Paul Montgomery – AMD					
396	•	Sivasakthivel Nainar – Ampere Computing					
397	•	Girish Prakash – Dell					
398	•	Michael Raineri – Dell					
399	•	Karl Rasmussen – AMD					
400	•	Gopinatth Selvaraje – Intel					
401	•	Tom Slaight – Intel					
402	•	Sharon Smith – Intel					

### DSP0134

## **SMBIOS Specification**

403	•	Jonathan Stern – Centaur
404	•	Perry G. Vincent – Intel
405	•	Mark Wilson – AMD
406	•	Gail Woodland – IBM
407	•	Frank Wu – Hewlett Packard Enterprise
408	•	Qing Yang – Alibaba

**DSP0134** 

409	Introduction
410 411 412 413 414 415	Continuing DMTF's mission of leading the development of management standards for distributed desktop network, enterprise, and Internet environments, the <i>SMBIOS Specification</i> addresses how motherboard and system vendors present management information about their products in a standard format through platform firmware. The information is intended to allow generic instrumentation to deliver this data to management applications that use CIM (the WBEM data model) or direct access and eliminates the need for error prone operations such as probing system hardware for presence detection.
416 417 418	This specification is intended to provide enough information for platform firmware developers to implement the necessary extensions to allow their product's hardware and other system-related information to be accurately determined by users of the defined interfaces.
419 420 421 422 423 424	This specification is also intended to provide enough information for developers of management instrumentation to develop generic routines for translating from SMBIOS format to the format used by their chosen management technology, whether it is a DMTF technology such as CIM, or another technology, such as SNMP. To support this translation for DMTF technologies, sections of this specification describe the CIM classes intended to convey the information retrieved from an SMBIOS-compatible system through the interfaces described in this document.
425 426 427 428	This specification was originally named <i>Desktop Management BIOS Specification</i> (DMIBIOS), then <i>System Management BIOS Reference Specification</i> , then <i>System Management BIOS (SMBIOS) Reference Specification</i> , and it is now simply <i>SMBIOS Specification</i> . "SMBIOS" no longer stands for anything.
429 430	NOTE DMTF's SMBIOS Working Group controls changes to this document; change requests should be submitted to <a href="mailto:smbios@dmtf.org">smbios@dmtf.org</a> . See <a href="https://www.dmtf.org/standards/smbios">https://www.dmtf.org/standards/smbios</a> for the most recent version of this document.
431	Document conventions
432	Typographical conventions
433	The following typographical conventions are used in this document:
434 435 436	<ul> <li>All numbers specified in this document are in decimal format unless otherwise indicated. Numbers with a suffix of the letter 'h' are in hexadecimal format. Numbers with a suffix of the letter 'b' are in binary format.</li> </ul>
437	EXAMPLE: The values 10, 0Ah, and 1010b are equivalent.
438 439	<ul> <li>Any value not listed in an enumerated list is reserved for future assignment by DMTF; see clause 5.2.2 for more information.</li> </ul>
440 441 442 443	<ul> <li>Most of the enumerated values defined in this specification simply track the like values specified by DMTF within CIM classes. Enumerated values that are controlled by DMTF are identified within their respective subclause; additional values for these fields are assigned by DMTF; see 6.3 for more information.</li> </ul>
444	• Code samples use a fixed font highlighted in gray.
445	Document version number conventions
446 447	Version numbering follows the requirements described in subclause 6.13 of DSP4014, <i>DMTF Process for Working Bodies</i> .

448

### 449 **1 Scope**

455

- 450 The SMBIOS Specification addresses how motherboard and system vendors present management
- information about their products in a standard format through platform firmware. The information is
- 452 intended to allow generic instrumentation to deliver this data to management applications that use CIM
- 453 (the WBEM data model) or direct access and eliminates the need for error prone operations like probing
- 454 system hardware for presence detection.

### 1.1 Supported processor architectures

- This specification was originally designed for Intel® processor architecture systems. The following
- 457 processor architectures are now supported:
- 458 IA-32 (x86)
- x64 (x86-64, Intel64, AMD64, EM64T)
- Intel® Itanium® architecture
- 461 32-bit ARM (Aarch32)
- 462 64-bit ARM (Aarch64)
- 463
   RISC-V 32 (RV32)
- 464 RISC-V 64 (RV64)
- 465 RISC-V 128 (RV128)
- 466
   32-bit LoongArch (LoongArch32)
- 64-bit LoongArch (LoongArch64)
- 468 This specification may be compatible with other processor architectures, but support has not been
- 469 explicitly targeted.

#### 470 2 Normative references

- The following referenced documents are indispensable for the application of this document. For dated or
- 472 versioned references, only the edition cited (including any corrigenda or DMTF update versions) applies.
- 473 For references without a date or version, the latest published edition of the referenced document
- 474 (including any corrigenda or DMTF update versions) applies.
- 475 ACPI, Advanced Configuration and Power Interface Specification,
- 476 <a href="https://uefi.org/acpi/specs">https://uefi.org/acpi/specs</a>
- 477 Arm Limited, ARMv7-A Reference Manual,
- 478 <a href="https://developer.arm.com/documentation/ddi0406/latest/">https://developer.arm.com/documentation/ddi0406/latest/</a>
- 479 Arm Limited, Arm Architecture Reference Manual for A-profile architecture,
- 480 <a href="https://developer.arm.com/documentation/ddi0487/latest/">https://developer.arm.com/documentation/ddi0487/latest/</a>
- 481 Arm Limited, Arm SMC Calling Convention Specification,
- 482 https://developer.arm.com/Architectures/Secure%20Monitor%20Calling%20Convention
- 483 Boot Integrity Services API, Version 1.0+bis37, 31 August 1999,
- 484 <u>https://sourceforge.net/projects/bis</u>
- 485 DMTF DSP0004, CIM Infrastructure Specification 2.6,
- 486 https://www.dmtf.org/sites/default/files/standards/documents/DSP0004 2.6.0 0.pdf

- 487 DMTF DSP0200, CIM Operations over HTTP 1.3,
- 488 https://www.dmtf.org/sites/default/files/standards/documents/DSP0200 1.3.1.pdf
- 489 DMTF DSP0236, Management Component Transport Protocol (MCTP) Base Specification 1.3.1,
- 490 https://www.dmtf.org/dsp/DSP0236
- 491 DMTF DSP0239, Management Component Transport Protocol (MCTP) IDs and Codes 1.4.0,
- 492 https://www.dmtf.org/dsp/DSP0239
- 493 DMTF DSP0246, Redfish Resource and Schema Guide, ver 2021.1,
- 494 <a href="https://www.dmtf.org/sites/default/files/standards/documents/DSP2046">https://www.dmtf.org/sites/default/files/standards/documents/DSP2046</a> <a href="2021.1.pdf">2021.1.pdf</a>
- 495 DMTF DSP0256, Management Component Transport Protocol (MCTP) Host Interface Specification,
- 496 2.0.0, <a href="https://www.dmtf.org/sites/default/files/standards/documents/DSP0256">https://www.dmtf.org/sites/default/files/standards/documents/DSP0256</a> 2.0.0.pdf
- 497 DMTF DSP0266, Redfish Specification,
- 498 https://www.dmtf.org/sites/default/files/standards/documents/DSP0266 1.13.0.pdf
- 499 DMTF DSP0270, Redfish Host Interface Specification 1.3.0,
- 500 https://www.dmtf.org/standards/published\_documents/DSP0270\_1.3.0.pdf
- 501 DMTF DSP1001, Management Profile Specification Usage Guide 1.0,
- 502 <a href="https://www.dmtf.org/sites/default/files/standards/documents/DSP1001">https://www.dmtf.org/sites/default/files/standards/documents/DSP1001</a> 1.0.1.pdf
- 503 DMTF, CIM Schema, Version 2.54.0, 26 October 2020,
- 504 <u>https://www.dmtf.org/standards/cim/</u>
- 505 IETF RFC 4122, A Universally Unique IDentifier (UUID) URN Namespace, The Internet Society, July
- 506 2005, https://www.ietf.org/rfc/rfc4122.txt
- Intel, Intelligent Platform Management Interface (IPMI) Interface Specification, Version 2.0, February 12,
- 508 2004, https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/ipmi-
- intelligent-platform-mgt-interface-spec-2nd-gen-v2-0-spec-update.pdf
- 510 ISO/IEC Directives, Part 2, Principles and rules for the structure and drafting of ISO and IEC documents,
- 511 https://www.iso.org/sites/directives/current/part2/index.xhtml
- 512 ISO 639-1:2002, Codes for the representation of names of languages Part 1: Alpha-2 code
- A list of codes is available at <a href="https://www.loc.gov/standards/iso639-2/php/code">https://www.loc.gov/standards/iso639-2/php/code</a> list.php
- 514 ISO 3166-1, Codes for the representation of names of countries and their subdivisions Part 1: Country
- 515 codes, https://www.iso.org/iso-3166-country-codes.html
- 516 JEDEC JEP106BJ, Standard Manufacturers Identification Code, May 2024,
- 517 <u>https://www.jedec.org/standards-documents/docs/jep-106ab</u>
- 518 Loongson Technology Corporation Limited, LoongArch Reference Manual Volume 1: Basic Architecture,
- Version 1.0, https://loongson.github.io/LoongArch-Documentation/README-EN.html
- 520 Microsoft, PCI IRQ Routing Table Specification, Version 1.0, February 27, 1996
- 521 Microsoft, Plug and Play BIOS Specification, Version 1.0A, May 5, 1994
- 522 Microsoft, Simple Boot Flag Specification, Version 2.1, 28 January 2005,
- 523 https://uefi.org/acpi
- 524 PCI SIG, PCI Firmware Specification,
- 525 <a href="https://www.pcisig.com/specifications/conventional/pci">https://www.pcisig.com/specifications/conventional/pci</a> firmware

- 526 Phoenix Technologies, Ltd., BIOS Boot Specification, Version 1.01, 11 January 1996,
- 527 A copy is available at https://www.scs.stanford.edu/nyu/04fa/lab/specsbbs101.pdf
- 528 Phoenix Technologies, Ltd., "El Torito" Bootable CD-ROM Format Specification, Version 1.0, January 25,
- 529 1995
- 530 https://web.archive.org/web/20180112220141/https://download.intel.com/support/motherboards/desktop/s
- 531 b/specscdrom.pdf
- 532 RISC-V Organization, the RISC-V Instruction Set Manual Volume I: User-Level ISA Version 2.2,
- 533 https://riscv.org/technical/specifications/
- 534 RISC-V Organization, the RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 1.10,
- 535 <a href="https://riscv.org/technical/specifications/">https://riscv.org/technical/specifications/</a>
- SBS, Smart Battery Data Specification, Version 1.1, 15 December 1998,
- 537 http://www.sbs-forum.org/specs/
- 538 SNIA, SFF-TA-1006, Specification for Enterprise and Datacenter 1U Short SSD Form Factor (E1.S), Rev
- 539 1.4 March 27, 2020
- 540 <a href="https://members.snia.org/document/dl/26956">https://members.snia.org/document/dl/26956</a>
- 541 SNIA, SFF-TA-1007, Specification for Enterprise and Datacenter 1U Long SSD Form Factor (E1.L), Rev
- 542 1.1 March 11, 2019
- 543 https://members.snia.org/document/dl/26644
- 544 SNIA, SFF-TA-1008, Specification for Enterprise and Datacenter SSD 3" Form Factor, Revision 1.0
- 545 March 30, 2018
- 546 https://members.snia.org/document/dl/26716
- 547 TCG, TPM Main Specification, Level 2, Version 1.2,
- 548 http://www.trustedcomputinggroup.org/tpm-main-specification/
- 549 TCG, Trusted Platform Module Library Specification, Family "2.0",
- 550 <a href="https://trustedcomputinggroup.org/resource/tpm-library-specification/">https://trustedcomputinggroup.org/resource/tpm-library-specification/</a>
- 551 TCG, TCG Vendor ID Registry,
- 552 https://trustedcomputinggroup.org/resource/vendor-id-registry/
- 553 UEFI, Unified Extensible Firmware Interface (UEFI) Specification,
- 554 https://www.uefi.org/specifications
- 555 UEFI, UEFI Platform Initialization (PI) Specification,
- 556 <a href="https://www.uefi.org/specifications">https://www.uefi.org/specifications</a>

#### 3 Terms and definitions

- In this document, some terms have a specific meaning beyond the normal English meaning. Those terms
- are defined in this clause.

557

- The terms "shall" ("required"), "shall not," "should" ("recommended"), "should not" ("not recommended"),
- "may," "need not" ("not required"), "can" and "cannot" in this document are to be interpreted as described
- 562 in ISO/IEC Directives, Part 2, Clause 7. The terms in parenthesis are alternatives for the preceding term,
- 563 for use in exceptional cases when the preceding term cannot be used for linguistic reasons. Note that
- 564 <u>ISO/IEC Directives, Part 2</u>, Clause 7 specifies additional alternatives. Occurrences of such additional
- alternatives shall be interpreted in their normal English meaning.
- 566 The terms "clause," "subclause," "paragraph," and "annex" in this document are to be interpreted as
- 567 described in ISO/IEC Directives, Part 2, Clause 6.

	<b>T</b>	4				
568	The terms "r	normative"	and "informative"	" in this document	are to be interprete	d as described in ISO/IEC

- 569 Directives, Part 2, Clause 3, In this document, clauses, subclauses, or annexes labeled "(informative)" do
- 570 not contain normative content. Notes and examples are always informative elements.
- 571 In tables, the meaning "unknown" is used to indicate that the SMBIOS producer is unable to determine
- which value to use. The meaning "other" is used to indicate that the SMBIOS producer knows what the
- property is, but there is no associated value in the table.
- 574 The terms defined in DSP0004, DSP0200, and DSP1001 apply to this document. The following additional
- 575 terms are used in this document.

### 4 Symbols and abbreviated terms

- 577 The abbreviations defined in <u>DSP0004</u>, <u>DSP0200</u>, and <u>DSP1001</u> apply to this document. The following
- additional abbreviations are used in this document.
- 579 **4.1**

576

- 580 AC
- 581 Alternating Current
- 582 **4.2**
- 583 **ACPI**
- 584 Advanced Configuration and Power Interface
- 585 **4.3**
- 586 **AGP**
- 587 Accelerated Graphics Port
- 588 **4.4**
- 589 **APM**
- 590 Advanced Power Management
- 591 **4.5**
- 592 **ASCII**
- 593 American Standard Code for Information Interchange
- 594 **4.6**
- 595 **ATA**
- 596 Advanced Technology Attachment
- 597 **4.7**
- 598 **ATAPI**
- 599 ATA Packet Interface
- 600 **4.8**
- 601 **BCD**
- 602 Binary-Coded Decimal
- 603 **4.9**
- 604 **BIOS**
- 605 Basic Input/Output System

- 606 **4.10**
- 607 **BMC**
- 608 Baseboard Management Controller
- 609 **4.11**
- 610 **CGA**
- 611 Color Graphics Array
- 612 **4.12**
- 613 **CIM**
- 614 Common Information Model
- 615 **4.13**
- 616 **CMOS**
- 617 Complementary Metal-Oxide Semiconductor. "CMOS" is commonly used as a shorthand for "CMOS"
- RAM", the non-volatile RAM used on industry-standard PCs.
- 619 **4.14**
- 620 **CPU**
- 621 Central Processing Unit
- 622 **4.15**
- 623 CRC
- 624 Cyclic Redundancy Check
- 625 **4.16**
- 626 **DDC**
- 627 Display Data Channel
- 628 **4.17**
- 629 **DDR**
- 630 Double Data Rate SDRAM
- 631 **4.18**
- 632 **DIMM**
- 633 Dual In-line Memory Module
- 634 **4.19**
- 635 **DMA**
- 636 Direct Memory Access
- 637 **4.20**
- 638 **DMI**
- 639 Desktop Management Interface
- 640 **4.21**
- 641 **DRAM**
- 642 Dynamic RAM
- 643 **4.22**
- 644 **DSP**
- 645 Digital Signal Processing

- 646 **4.23**
- 647 **ECC**
- 648 Error Checking and Correction
- 649 **4.24**
- 650 **EDD**
- 651 Enhanced Disk Drive
- 652 **4.25**
- 653 **EDO**
- 654 Extended Data Out
- 655 **4.26**
- 656 **EEPROM**
- 657 Electrically Erasable PROM
- 658 **4.27**
- 659 **EISA**
- 660 Extended Industry-Standard Architecture
- 661 **4.28**
- 662 **EPS**
- 663 Entry Point Structure
- 664 **4.29**
- 665 **ESCD**
- 666 Extended System Configuration Data
- **4.30**
- 668 **FDC**
- 669 Floppy Drive Controller
- 670 **4.31**
- 671 **FIFO**
- 672 First In, First Out
- 673 **4.32**
- 674 **GPNV**
- 675 General-Purpose NVRAM
- 676 **4.33**
- 677 **I2O**
- 678 Intelligent Input/Output
- 679 **4.34**
- 680 **IEPS**
- 681 Intermediate Entry Point Structure
- 682 **4.35**
- 683 IO
- 684 Input/Output

#### **DSP0134**

- 685 **4.36**
- 686 **IRQ**
- 687 Interrupt Request
- 688 **4.37**
- 689 ISA
- 690 Industry Standard Architecture
- **691 4.38**
- 692 **LIF**
- 693 Low Insertion Force
- 694 **4.39**
- 695 **LSB**
- 696 Least-Significant Bit
- **697 4.40**
- 698 MCA
- 699 Micro Channel Architecture
- 700 4.41
- 701 **MOF**
- 702 Managed Object Format
- 703 4.42
- 704 **MSB**
- 705 Most Significant Bit
- 706 4.43
- 707 **NMI**
- 708 Non-Maskable Interrupt
- 709 4.44
- 710 **NV**
- 711 Non-Volatile
- 712 4.45
- 713 **NVRAM**
- 714 Non-Volatile RAM
- 715 4.46
- 716 **OEM**
- 717 Original Equipment Manufacturer
- 718 4.47
- 719 **OS**
- 720 Operating System
- 721 4.48
- 722 **PATA**
- 723 Parallel ATA

- 724 4.49
- 725 **PCI**
- 726 Peripheral Component Interconnect
- 727 **4.50**
- 728 **PCle**
- 729 Peripheral Component Interconnect Express (PCI Express)
- 730 **4.51**
- 731 PCMCIA
- 732 Personal Computer Memory Card International Association
- 733 **4.52**
- 734 **PME**
- 735 Power Management Event
- 736 **4.53**
- 737 **PNP**
- 738 Plug-And-Play
- 739 **4.54**
- 740 **POST**
- 741 Power-On Self-Test
- 742 **4.55**
- 743 **PROM**
- 744 Programmable ROM
- 745 **4.56**
- 746 **PXE**
- 747 Pre-boot Execution Environment
- 748 **4.57**
- 749 **RAID**
- 750 Redundant Array of Inexpensive Disks
- 751 **4.58**
- 752 **RAM**
- 753 Random-Access Memory
- 754 **4.59**
- 755 **ROM**
- 756 Read-Only Memory
- **757 4.60**
- 758 **RPM**
- 759 Revolutions per Minute
- 760 **4.61**
- 761 **RTC**
- 762 Real-Time Clock

#### **DSP0134**

- 763 **4.62**
- 764 **SAS**
- 765 Serial-Attached SCSI
- 766 **4.63**
- 767 **SATA**
- 768 Serial ATA
- 769 **4.64**
- 770 **SCSI**
- 771 Small Computer System Interface
- 772 4.65
- 773 **SDRAM**
- 774 Synchronous DRAM
- 775 **4.66**
- 776 **SIMM**
- 777 Single In-line Memory Module
- 778 **4.67**
- 779 **SKU**
- 780 Stock-Keeping Unit
- 781 **4.68**
- 782 **SMBus**
- 783 System Management Bus
- 784 **4.69**
- 785 **SRAM**
- 786 Static RAM
- 787 **4.70**
- 788 **UEF**I
- 789 Unified Extensible Firmware Interface
- 790 4.71
- 791 **UPS**
- 792 Uninterruptible Power Supply
- 793 **4.72**
- 794 **USB**
- 795 Universal Serial Bus
- 796 **4.73**
- 797 **UUID**
- 798 Universally Unique Identifier
- 799 4.74
- 800 **VESA**
- 801 Video Electronics Standards Association

**DSP0134 SMBIOS Specification** 

- 802 4.75
- 803 **VL-VESA**
- 804 VESA Video Local Bus
- 805 4.76
- 806 ZIF
- 807 Zero Insertion Force

#### **Accessing SMBIOS information** 808

#### 809 5.1 General

- The only access method defined for the SMBIOS structures is a table-based method, defined in version 810
- 811 2.1 of this specification. It provides the SMBIOS structures as a packed list of data referenced by a table
- 812 entry point.
- 813 NOTE The Plug-and-Play function interface was deprecated in version 2.3.2 of this specification. It was completely
- 814 removed in version 2.7.
- 815 NOTE The Entry Point Structure and all SMBIOS structures assume a little-endian ordering convention unless
- explicitly specified otherwise, such as multibyte numbers (WORD, DWORD, and so on). These structures are stored 816
- 817 with the low-order byte at the lowest address and the high-order byte at the highest address.

#### 5.2 Table convention 818

- 819 The table convention allows the SMBIOS structures to be accessed under 32-bit and 64-bit protected-
- 820 mode operating systems, such as Microsoft® Windows®, Microsoft® Windows Server®, or Linux®. This
- 821 convention provides a searchable entry-point structure (which can be queried on EFI-based systems) that
- contains a pointer to the packed SMBIOS structures. 822
- 823 The original SMBIOS 2.1 (32-bit) entry point, described in clause 5.2.1, allows the SMBIOS structure
- 824 table to reside anywhere in 32-bit physical address space (that is, fewer than 4 GiB).
- 825 The SMBIOS 3.0 (64-bit) entry point, described in clause 5.2.2, allows the SMBIOS structure table to
- reside anywhere in 64-bit memory. 826
- 827 An implementation may provide either the 32-bit entry point or the 64-bit entry point, or both. For
- 828 compatibility with existing SMBIOS parsers, an implementation should provide the 32-bit entry point.
- 829 If an implementation provides both a 32-bit and a 64-bit entry point, they must both report the same
- SMBIOS major.minor specification version, and if they point to distinct SMBIOS structure tables, the 32-830
- 831 bit table must be a consistent subset of the 64-bit table; for any structure type (between 0 and 125) that
- 832 exists in the 32-bit table, there must be a corresponding structure in the 64-bit table. The 64-bit table may
- contain structure types not found in the 32-bit table. 833
- 834 See ANNEX B for pseudo-code using this convention.
- 835 NOTE 1 The table convention is required for SMBIOS version 2.2 and later implementations.
- 836 NOTE 2 The information that is present in the table-based structures is boot-time static, and SMBIOS consumers
- 837 should not expect the information to be updated during normal system operations, except for the Log
- 838 Change Token if implemented (see 7.16).

#### 839 **5.2.1 SMBIOS 2.1 (32-bit) Entry Point**

840 The 32-bit SMBIOS Entry Point Structure is described in Table 1.

- On non-UEFI systems, the 32-bit SMBIOS Entry Point structure, can be located by application software
- by searching for the anchor-string on paragraph (16-byte) boundaries within the physical memory address
- range 000F0000h to 000FFFFFh. This entry point encapsulates an intermediate anchor string that is used
- by some existing DMI browsers.

- On UEFI-based systems, the SMBIOS Entry Point structure can be located by looking in the EFI
- 846 Configuration Table for the SMBIOS GUID (SMBIOS TABLE GUID, {EB9D2D31-2D88-11D3-9A16-
- 847 0090273FC14D}) and using the associated pointer. See section 4.6 of the <u>UEFI Specification</u> for details.
- See section 2.3 of the <u>UEFI Specification</u> for how to report the containing memory type.
- NOTE While the SMBIOS Major and Minor Versions (offsets 06h and 07h) currently duplicate the information that is
- present in the SMBIOS BCD Revision (offset 1Eh), they provide a path for future growth in this specification. The
- 851 BCD Revision, for example, provides only a single digit for each of the major and minor version numbers.

### Table 1 – SMBIOS 2.1 (32-bit) Entry Point structure

Offset	Name	Length	Description
00h	Anchor String	4 BYTEs	_SM_, specified as four ASCII characters (5F 53 4D 5F).
04h	Entry Point Structure Checksum	BYTE	Checksum of the Entry Point Structure (EPS) This value, when added to all other bytes in the EPS, results in the value 00h (using 8-bit addition calculations). Values in the EPS are summed starting at offset 00h, for Entry Point Length bytes.
05h	Entry Point Length	BYTE	Length of the Entry Point Structure, starting with the Anchor String field, in bytes, currently 1Fh
			NOTE: This value was incorrectly stated in version 2.1 of this specification as 1Eh. Because of this, there might be version 2.1 implementations that use either the 1Eh or the 1Fh value, but version 2.2 or later implementations must use the 1Fh value.
06h	SMBIOS Major Version	BYTE	Major version of this specification implemented in the table structures (for example, the value is 0Ah for revision 10.22 and 02h for revision 2.1)
07h	SMBIOS Minor Version	BYTE	Minor version of this specification implemented in the table structures (for example, the value is 16h for revision 10.22 and 01h for revision 2.1)
08h	Maximum Structure Size	WORD	Size of the largest SMBIOS structure, in bytes, and encompasses the structure's formatted area and text strings
0Ah	Entry Point Revision	BYTE	EPS revision implemented in this structure and identifies the formatting of offsets 0Bh to 0Fh as follows:
			00h Entry Point is based on SMBIOS 2.1 definition; formatted area is reserved and set to all 00h.
			01h-FFh Reserved for assignment by this specification
0Bh - 0Fh	Formatted Area	5 BYTEs	Value present in the Entry Point Revision field defines the interpretation to be placed upon these 5 bytes
10h	Intermediate	5 BYTEs	_DMI_, specified as five ASCII characters (5F 44 4D 49 5F).
	Anchor String		NOTE: This field is paragraph-aligned, to allow legacy DMI browsers to find this entry point within the SMBIOS Entry Point Structure.
15h	Intermediate Checksum	BYTE	Checksum of Intermediate Entry Point Structure (IEPS). This value, when added to all other bytes in the IEPS, results in the value 00h (using 8-bit addition calculations). Values in the IEPS are summed starting at offset 10h, for 0Fh bytes.
16h	Structure Table Length	WORD	Total length of SMBIOS Structure Table, pointed to by the Structure Table Address, in bytes

Offset	Name	Length	Description
18h	Structure Table Address	DWORD	32-bit physical starting address of the read-only SMBIOS Structure Table, which can start at any 32-bit address This area contains all of the SMBIOS structures fully packed together. These structures can then be parsed to produce exactly the same format as that returned from a Get SMBIOS Structure function call.
1Ch	Number of SMBIOS Structures	WORD	Total number of structures present in the SMBIOS Structure Table This is the value returned as NumStructures from the Get SMBIOS Information function.
1Eh	SMBIOS BCD Revision	BYTE	Indicates compliance with a revision of this specification It is a BCD value where the upper nibble indicates the major version and the lower nibble the minor version. For revision 2.1, the returned value is 21h. If the value is 00h, only the Major and Minor Versions in offsets 6 and 7 of the Entry Point Structure provide the version information.

### 5.2.2 SMBIOS 3.0 (64-bit) Entry Point

853

- The 64-bit SMBIOS Entry Point Structure is described in Table 2.
- On non-UEFI systems, the 64-bit SMBIOS Entry Point structure can be located by application software by searching for the anchor-string on paragraph (16-byte) boundaries within the physical memory address range 000F0000h to 000FFFFFh.
- On UEFI-based systems, the SMBIOS Entry Point structure can be located by looking in the EFI
- Configuration Table for the SMBIOS 3.x GUID (SMBIOS3\_TABLE\_GUID, {F2FD1544-9794-4A2C-992E-
- 860 E5BBCF20E394}) and using the associated pointer. See section 4.6 of the <u>UEFI Specification</u> for details.
- See section 2.3 of the <u>UEFI Specification</u> for how to report the containing memory type.

864

865

866

867

871

Table 2 - SMBIOS 3.0 (64-bit) Entry Point structure

Offset	Name	Length	Description		
00h	Anchor String	5 BYTEs	_SM3_, specified as five ASCII characters (5F 53 4D 33 5F).		
05h	Entry Point Structure Checksum	BYTE	Checksum of the Entry Point Structure (EPS) This value, when added to all other bytes in the EPS, results in the value 00h (using 8-bit addition calculations). Values in the EPS are summed starting at offset 00h, for Entry Point Length bytes.		
06h	Entry Point Length	BYTE	Length of the Entry Point Structure, starting with the Anchor String field, in bytes, currently 18h		
07h	SMBIOS Major Version	BYTE	Major version of this specification implemented in the table structures (for example, the value is 0Ah for revision 10.22 and 02h for revision 2.1)		
08h	SMBIOS Minor Version	BYTE	Minor version of this specification implemented in the table structures (for example, the value is 16h for revision 10.22 and 01h for revision 2.1)		
09h	SMBIOS Docrev	BYTE	Identifies the docrev of this specification implemented in the table structures (for example, the value is 00h for revision 10.22.0 and 01h for revision 2.7.1).		
0Ah	Entry Point Revision	BYTE	EPS revision implemented in this structure and identifies the formatting of offsets 0Bh and beyond as follows:		
			00h Reserved for assignment by this specification		
			01h Entry Point is based on SMBIOS 3.0 definition.		
			02h-FFh Reserved for assignment by this specification; offsets 0Ch-17h are defined per revision 01h		
0Bh	Reserved	BYTE	Reserved for assignment by this specification, set to 0		
0Ch	Structure table maximum size	DWORD	Maximum size of SMBIOS Structure Table, pointed to by the Structure Table Address, in bytes. The actual size is guaranteed to be less or equal to the maximum size.		
10h	Structure table address	QWORD	The 64-bit physical starting address of the read-only SMBIOS Structure Table, which can start at any 64-bit address. This area contains all of the SMBIOS structures fully packed together.		

#### 6 SMBIOS structures

The total number of structures can be obtained from the SMBIOS Entry Point Structure (see 5.2). The System Information is presented to an application as a set of structures that are obtained by traversing the SMBIOS structure table referenced by the SMBIOS Entry Point Structure (see 5.2).

#### 6.1 Structure standards

Each SMBIOS structure has a formatted section and an optional unformed section. The formatted section of each structure begins with a 4-byte header. Remaining data in the formatted section is determined by the structure type, as is the overall length of the formatted section.

#### 6.1.1 Structure evolution and usage guidelines

As the industry evolves, the structures defined in this specification will evolve. To ensure that the evolution occurs in a nondestructive fashion, the following guidelines must be followed:

• If a new field is added to an existing structure, that field is added at the end of the formatted area of that structure and the structure's *Length* field is increased by the new field's size.

- Any software that interprets a structure shall use the structure's *Length* field to determine the
  formatted area size for the structure rather than hard-coding or deriving the *Length* from a
  structure field.
- Each structure shall be terminated by a double-null (0000h), either directly following the formatted area (if no strings are present) or directly following the last string. This includes system- and OEM-specific structures and allows upper-level software to easily traverse the structure table. (See structure-termination examples later in this clause.)
- The unformed section of the structure is used for passing variable data such as text strings; see 6.1.3 for more information.
- When an enumerated field's values are controlled by DMTF, new values can be used as soon as they are defined by DMTF without requiring an update to this specification.
- Starting with version 2.3, each SMBIOS structure type has a *minimum* length enabling the addition of new, but optional, fields to SMBIOS structures. In no case shall a structure's length result in a field being less than fully populated. For example, a Voltage Probe structure with *Length* of 15h is invalid because the *Nominal Value* field would not be fully specified.
- Software that interprets a structure field must verify that the structure's length is sufficient to
  encompass the optional field; if the length is insufficient, the optional field's value is *Unknown*.
  For example, if a Voltage Probe structure has a *Length* field of 14h, the probe's *Nominal Value*is *Unknown*. A Voltage Probe structure with *Length* greater than 14h always includes a *Nominal Value* field.

#### EXAMPLE 1: platform firmware (BIOS) Information with strings:

876

877

878

879

088

881

882 883

884

885

886

887

888 889

890

891

892

893 894

895

896

```
897
      BIOS Info LABEL BYTE
898
      db 0
                                        ; Indicates Platform Firmware Structure Type
899
      db 13h
                                        ; Length of information in bytes
900
      dw ?
                                        ; Reserved for handle
901
      db 01h
                                        ; String 1 is the Vendor Name
902
      db 02h
                                        ; String 2 is the firmware version
903
      dw 0E800h
                                        ; BIOS Starting Address
904
      db 03h
                                        ; String 3 is the firmware Build Date
905
                                        ; Size of firmware ROM is 128KiB (64KiB * (1 + 1))
      db 1
906
      dg BIOS Char
                                        ; Firmware Characteristics
907
      db 0
                                        ; Firmware Characteristics Extension Byte 1
908
      db 'System BIOS Vendor Name', 0
909
      db '4.04',0
910
      db '00/00/0000',0
911
                                        ; End of strings
```

#### 912 EXAMPLE 2: platform firmware (BIOS) Information without strings (example-only):

```
913
      BIOS Info LABEL BYTE
914
      db 0
                     ; Indicates Platform Firmware Structure Type
915
      db 13h
                      ; Length of information in bytes
916
      dw ?
                      ; Reserved for handle
917
      db 00h
                      ; No Vendor Name provided
918
      db 00h
                      ; No Firmware version provided
919
      dw 0E800h ; Firmware Starting Address
```

DSP0134 SMBIOS Specification

```
920 db 00h ; No Firmware Build Date provided
921 db 1 ; Size of Firmware ROM is 128KiB (64KiB * (1 + 1))
922 dq BIOS_Char ; Firmware Characteristics
923 db 0 ; Firmware Characteristics Extension Byte 1
924 dw 0000h ; Structure terminator
```

#### 6.1.2 Structure header format

925

926

927

928

929

930 931

932

933

934

935

936

937

938 939

940

Each SMBIOS structure begins with a four-byte header as Table 3 shows.

#### Table 3 – Structure header format description

Offset	Name	Length	Description	
00h	Туре	BYTE	Specifies the type of structure. Types 0 through 127 (7Fh) are reserved for and defined by this specification. Types 128 through 256 (80h to FFh) are available for system- and OEM-specific information.	
01h	Length	BYTE	Specifies the length of the formatted area of the structure, starting at the Type field. The length of the structure's string-set is not included.	
02h	Handle	WORD	Specifies the structure's handle, a unique 16-bit number in the range 0 to 0FFFEh (for version 2.0) or 0 to 0FEFFh (for version 2.1 and later). The handle numbers are not required to be contiguous. For version 2.1 and later, handle values in the range 0FF00h to 0FFFFh are reserved for use by this specification. <sup>[1]</sup>	
			If the system configuration changes, a previously assigned handle might no longer exist. However, after a handle has been assigned by the platform firmware, the firmware cannot re-assign that handle number to another structure.	
			Unless otherwise specified, when referring to another structure's handle, the value 0FFFFh is used to indicate that the referenced handle is not applicable or does not exist.	

<sup>[1]</sup> The <u>UEFI Platform Initialization Specification</u> reserves handle number FFFEh for its EFI\_SMBIOS\_PROTOCOL.Add() function to mean "assign an unused handle number automatically." This number is not used for any other purpose by the SMBIOS specification.

#### 6.1.3 Text strings

Text strings associated with a given SMBIOS structure are appended directly after the formatted portion of the structure. This method of returning string information eliminates the need for application software to deal with pointers embedded in the SMBIOS structure. Each string is terminated with a null (00h) BYTE and the set of strings is terminated with an additional null (00h) BYTE. When the formatted portion of an SMBIOS structure references a string, it does so by specifying a non-zero string number within the structure's string-set. For example, if a string field contains 02h, it references the second string following the formatted portion of the SMBIOS structure. If a string field references no string, a null (0) is placed in that string field. If the formatted portion of the structure contains string-reference fields and all the string fields are set to 0 (no string references), the formatted section of the structure is followed by two null (00h) BYTES. See 6.1.1 for a string-containing example.

Strings must be encoded as UTF-8 with no byte order mark (BOM). For compatibility with older SMBIOS parsers, US-ASCII characters should be used.

NOTE There is no limit on the length of each individual text string. However, the length of the entire structure table (including all strings) must be reported in the *Structure Table Length* field of the 32-bit Structure Table Entry Point (see 5.2.1) and/or the *Structure Table Maximum Size* field of the 64-bit Structure Table Entry Point (see 5.2.2).

Version 3.9.0 Published 27

### 6.2 Required structures and data

944

948

949950

951

945 Beginning with SMBIOS version 2.3, compliant SMBIOS implementations include the base set of required 946 structures and data within those structures that Table 4 shows. For a detailed list of conformance 947 guidelines, see ANNEX A.

NOTE 1 DIG64-compliant systems are only required to provide a type 1 structure (which includes the UUID); see section 4.6.2 of DIG64 for details.

NOTE 2 As of version 2.5 of this specification, structure type 20 is optional.

### Table 4 - Required structures and data

Structure Name and Type	Data Requirements
Firmware Information (Type 0)	One and only one structure is present in the structure-table. <i>Firmware Version</i> and <i>Firmware Release Date</i> strings are non-null; the date field uses a 4-digit year (for example, 1999). All other fields reflect full firmware support information.
System Information (Type 1)	Manufacturer and Product Name strings are non-null. UUID field identifies the system's non-zero UUID value. Wake-up Type field identifies the wake-up source and cannot be Unknown. One and only one structure is present in the structure-table.
System Enclosure (Type 3)	Manufacturer string is non-null; the Type field identifies the type of enclosure. (Unknown is disallowed.)
Processor Information (Type 4)	One structure is required for each system processor. The presence of two structures with the <i>Processor Type</i> field set to <i>Central Processor</i> , for instance, identifies that the system is capable of dual-processor operations.
	Socket Designation string is non-null. Processor Type, Max Speed, and Processor Upgrade fields are all set to "known" values (that is, the Unknown value is disallowed for each field).
	If the associated processor is present (that is, the CPU Socket Populated subfield of the Status field indicates that the socket is populated), the Processor Manufacturer string is non-null and the Processor Family, Current Speed, and CPU Status sub-field of the Status field are all set to "known" values.
	Each of the <i>Lx Cache Handle</i> fields is either set to FFFFh (no further cache description) or references a valid <i>Cache Information</i> structure.
Cache Information (Type 7)	One structure is required for each cache that is external to the processor.
	Socket Designation string is non-null if the cache is external to the processor. If the cache is present (that is, the Installed Size is non-zero), the Cache Configuration field is set to a "known" value (that is, the Unknown value is disallowed).
System Slots (Type 9)	One structure is required for each upgradeable system slot. A structure is not required if the slot must be populated for proper system operation (for example, the system contains a single memory-card slot).
	Slot Designation string is non-null. Slot Type, Slot Data Bus Width, Slot ID, and Slot Characteristics 1 & 2 are all set to "known" values.
	If device presence is detectable within the slot (for example, PCI), the <i>Current Usage</i> field must be set to either <i>Available</i> or <i>In-use</i> . Otherwise (for example, ISA), the Unknown value for the field is also allowed.
Physical Memory Array (Type	One structure is required for the system memory.
16)	Location, Use, and Memory Error Correction are all set to "known" values. Either Maximum Capacity or Extended Maximum Capacity must be set to a known, non-zero value. Number of Memory Devices is non-zero and identifies the number of Memory Device structures that are associated with this Physical Memory Array.

953

954

955 956

957

958

959

Structure Name and Type	Data Requirements			
Memory Device (Type 17)	One structure is required for each socketed system-memory device, whether or not the socket is currently populated; if the system includes soldered system-memory, one additional structure is required to identify that memory device.			
	Device Locator string is set to a non-null value. Memory Array Handle contains the handle associated with the Physical Memory Array structure to which this device belongs. Data Width, Size, Form Factor, and Device Set are all set to "known" values. If the device is present (for instance, Size is non-zero), the Total Width field is not set to FFFFh (Unknown).			
Memory Array Mapped Address (Type 19)	One structure is required for each contiguous block of memory addresses mapped to a <i>Physical Memory Array</i> .			
	Either the pair of Starting Address and Ending Address is set to a valid address range or the pair of Extended Starting Address and Extended Ending Address is set to a valid address range. If the pair of Starting Address and Ending Address is used, Ending Address must be larger than Starting Address. If the pair of Extended Starting Address and Extended Ending Address is used, Extended Ending Address must be larger than Extended Starting Address. Each structure's address range is unique and non-overlapping. Memory Array Handle references a Physical Memory Array structure. Partition Width is non-zero.			
System Boot Information (Type 32)	Structure's length is at least 0Bh (for instance, at least one byte of <i>System Boot Status</i> is provided).			

## 6.3 SMBIOS fields and CIM MOF properties

Many of the enumerated values are shared between SMBIOS fields and Common Information Model (CIM) MOF properties. Table 5 identifies the relationships; any additions to these enumerated lists should be reflected in both documents by submitting change requests to <a href="mailto:schema-sc@dmtf.org">schema-sc@dmtf.org</a> and <a href="mailto:smbios@dmtf.org">smbios@dmtf.org</a> for the CIM-related and SMBIOS-related updates, respectively. Any other enumerated value identified in this specification is controlled by this specification; change requests should be sent to <a href="mailto:smbios@dmtf.org">smbios@dmtf.org</a>.

Table 5 – Relationship between SMBIOS fields and CIM MOF properties

Name	Clause	MOF Class.Property	
Baseboard	7.3.1	Originally, the baseboard feature flags mapped to CIM properties CIM_PhysicalPackage.HotSwappable, CIM_PhysicalPackage.Replaceable, and CIM_PhysicalPackage.Removable. These properties are deprecated and replaced with CIM_PhysicalPackage.RemovalConditions.	
		Cimicid. RequiresDaughterCard	
		CIM_Card.HostingBoard	
Enclosure or Chassis Type	7.4.1	CIM_Chassis.ChassisPackageType	
Processor Type	7.5.1	CIM defines a CIM_Processor.Role property, which is a free-form string.	
Processor Family	7.5.2	CIM_Processor.Family	
		CIM_ArchitectureCheck.ArchitectureType	
Processor Upgrade	7.5.5	CIM_Processor.UpgradeMethod	
Processor Characteristics	7.5.9	CIM_Processor.EnabledProcessorCharacteristics (values are different)	

Name	Clause	MOF Class.Property		
System Cache Type	7.8.4	CIM_AssociatedCacheMemory.CacheType		
Cache Associativity	7.8.5	CIM_AssociatedCacheMemory.Associativity		
Slot Data Bus Width	7.10.2	CIM_Slot.MaxDataWidth		
Slot Current Usage	7.10.3	CIM handles slot population more explicitly than SMBIOS or DMI, by using a CIM_CardInSlot class to associate the card (CIM_Card) with the slot (CIM_Slot) into which it is inserted.		
Memory Array Location	7.17.1	CIM handles memory location more specifically than SMBIOS or DMI, by using a CIM_AssociatedMemory class to associate the memory (CIM_Memory) with the device on which it is installed.		
Memory Array Use	7.17.2	CIM handles memory array use more specifically than SMBIOS or DMI, by defining classes that inherit from CIM_Memory to define the specific use (for example, CIM_CacheMemory or CIM_NonVolatileStorage).		
Memory Array Error Correction Types	7.17.3	CIM_Memory.ErrorMethodology CIM maps memory error correction types into string values rather than enumerations.		
Memory Device Form Factor	7.18.1	CIM_PhysicalMemory.FormFactor is inherited from CIM_Chip.FormFactor and uses a different enumeration than SMBIOS.		
Memory Device Type	7.18.2	CIM_PhysicalMemory.MemoryType uses a different enumeration than SMBIOS.		
Memory Error Type	7.19.1	CIM_MemoryError.ErrorInfo values 0Ch-0Eh have no match in the CIM_MemoryError.ErrorInfo property; instead, they are reported through CIM_MemoryError.CorrectableError (Boolean).		
Memory Error Operation	7.19.3	CIM_MemoryError.Access		
Pointing Device Type	7.22.1	CIM_PointingDevice.PointingType		
Portable Battery Device Chemistry	7.23.1	CIM_Battery.Chemistry		
Power Supply Type	7.40.1	Linear/switching is reported through CIM_PowerSupply.IsSwitchingSupply (Boolean).		
Power Supply Input Voltage Range Switching	7.40.1	CIM_PowerSupply.TypeOfRangeSwitching		

## 7 Structure definitions

960

961

962

963

## 7.1 Platform Firmware Information (Type 0)

Table 6 shows the platform firmware Information structure.

Table 6 – Platform Firmware Information (Type 0) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.0+	Туре	BYTE	0	Platform Firmware Information indicator

Offset	Spec. Version	Name	Length	Value	Description
01h	2.0+	Length	ВҮТЕ	Varies	12h + number of <i>Firmware Characteristics Extension Bytes</i> . If no Extension Bytes are used the Length is 12h. For version 2.1 and 2.2 implementations, the length is 13h because one extension byte is defined. For version 2.3 and later implementations, the length is at least 14h because two extension bytes are defined. For version 2.4 to 3.0, implementations, the length is at least 18h because bytes 14-17h are defined. For version 3.1 and later implementations, the length is at least 1Ah because bytes 14-19h are defined.
02h	2.0+	Handle	WORD	Varies	
04h	2.0+	Vendor	BYTE	STRING	String number of the Firmware Vendor's Name.
05h	2.0+	Firmware Version	BYTE	STRING	String number of the Firmware Version. This value is a free-form string that may contain Core and OEM version information.
06h	2.0+	BIOS Starting Address Segment	WORD	Varies	Segment location of BIOS starting address (for example, 0E800h). When not applicable, such as on UEFI-based systems, this value is set to 0000h.
					NOTE: The size of the runtime BIOS image can be computed by subtracting the Starting Address Segment from 10000h and multiplying the result by 16.
08h	2.0+	Firmware Release Date	BYTE	STRING	String number of the firmware release date. The date string, if supplied, is in either mm/dd/yy or mm/dd/yyyy format. If the year portion of the string is two digits, the year is assumed to be 19yy.
					NOTE: The mm/dd/yyyy format is required for SMBIOS version 2.3 and later.
09h	2.0+	Firmware ROM Size	BYTE	Varies (n)	Size (n) where 64KiB * (n+1) is the size of the physical device containing the platform firmware, in bytes.
					FFh - size is 16MiB or greater, see Extended Firmware ROM Size for actual size
0Ah	2.0+	Firmware Characteristics	QWORD	Bit Field	Defines which functions the firmware supports: PCI, PCMCIA, Flash, and so on. (see 7.1.1).
12h	2.4+	Firmware Characteristics Extension Bytes	Zero or more BYTEs	Bit Field	Optional space reserved for future supported functions. The number of Extension Bytes that is present is indicated by the Length in offset 1 minus 12h. See 7.1.2 for extensions defined for version 2.1 and later implementations. For version 2.4 and later implementations, two Firmware Characteristics Extension Bytes are defined (12-13h) and bytes 14-17h are also defined.

Offset	Spec. Version	Name	Length	Value	Description
14h	2.4+	Platform Firmware Major Release	BYTE	Varies	Identifies the major release of the Platform Firmware; for example, the value is 0Ah for revision 10.22 and 02h for revision 2.1.
					This field or the Platform Firmware Minor Release field or both are updated each time a platform firmware update for a given system is released.
					If the system does not support the use of this field, the value is 0FFh for both this field and the Platform Firmware Minor Release field.
15h	2.4+	Platform Firmware Minor Release	BYTE	Varies	Identifies the minor release of the platform firmware; for example, the value is 16h for revision 10.22 and 01h for revision 2.1.
16h	2.4+	Embedded Controller Firmware Major Release	BYTE	Varies	Identifies the major release of the embedded controller firmware; for example, the value would be 0Ah for revision 10.22 and 02h for revision 2.1.
					This field or the <i>Embedded Controller Firmware Minor Release</i> field or both are updated each time an embedded controller firmware update for a given system is released.
					If the system does not have field upgradeable embedded controller firmware, the value is 0FFh.
17h	2.4+	Embedded Controller Firmware	ВҮТЕ	Varies	Identifies the minor release of the embedded controller firmware; for example, the value is 16h for revision 10.22 and 01h for revision 2.1.
		Minor Release			If the system does not have field upgradeable embedded controller firmware, the value is 0FFh.
18h	3.1+	Extended Firmware	WORD	Bit Field	Extended size of the physical device(s) containing the firmware, rounded up if needed.
		ROM Size		Bits 15:14 Unit	
					00b - mebibytes
					01b - gibibytes
					10b - reserved
					11b - reserved
					Bits 13:0 Size
					Examples: a 16 MiB device would be represented as 0010h. A 48 GiB device set would be represented as 0100_0000_0011_0000b or 4030h.

## 7.1.1 Firmware Characteristics

964

965 Table 7 shows the Firmware Characteristics layout.

### 966 Table 7 – Firmware Characteristics

QWORD Bit Position	Meaning If Set
Bit 0	Reserved.

QWORD Bit Position	Meaning If Set			
Bit 1	Reserved.			
Bit 2	Unknown.			
Bit 3	Firmware Characteristics are not supported.			
Bit 4	ISA is supported.			
Bit 5	MCA is supported.			
Bit 6	EISA is supported.			
Bit 7	PCI is supported.			
Bit 8	PC card (PCMCIA) is supported.			
Bit 9	Plug and Play is supported.			
Bit 10	APM is supported.			
Bit 11	Firmware is upgradeable (Flash).			
Bit 12	Firmware shadowing is allowed.			
Bit 13	VL-VESA is supported.			
Bit 14	ESCD support is available.			
Bit 15	Boot from CD is supported.			
Bit 16	Selectable boot is supported.			
Bit 17	Firmware ROM is socketed (e.g., PLCC or SOP socket).			
Bit 18	Boot from PC card (PCMCIA) is supported.			
Bit 19	EDD specification is supported.			
Bit 20	Int 13h — Japanese floppy for NEC 9800 1.2 MB (3.5", 1K bytes/sector, 360 RPM) is supported.			
Bit 21	Int 13h — Japanese floppy for Toshiba 1.2 MB (3.5", 360 RPM) is supported.			
Bit 22	Int 13h — 5.25" / 360 KB floppy services are supported.			
Bit 23	Int 13h — 5.25" /1.2 MB floppy services are supported.			
Bit 24	Int 13h — 3.5" / 720 KB floppy services are supported.			
Bit 25	Int 13h — 3.5" / 2.88 MB floppy services are supported.			
Bit 26	Int 5h, print screen Service is supported.			
Bit 27	Int 9h, 8042 keyboard services are supported.			
Bit 28	Int 14h, serial services are supported.			
Bit 29	Int 17h, printer services are supported.			
Bit 30	Int 10h, CGA/Mono Video Services are supported.			
Bit 31	NEC PC-98.			
Bits32:47	Reserved for platform firmware vendor.			
Bits 48:63	Reserved for system vendor.			

### 7.1.2 Firmware Characteristics Extension Bytes

967968

969

NOTE All Characteristics Extension Bytes are reserved for assignment through this specification.

## 7.1.2.1 Firmware Characteristics Extension Byte 1

Table 8 shows the Firmware Characteristics Extension Byte 1 layout. This information, available for SMBIOS version 2.1 and later, appears at offset 12h within the Platform Firmware Information structure.

976

977

978

979 980

981

Table 8 - Firmware Characteristics Extension Byte 1

Byte Bit Position	Meaning If Set
Bit 0	ACPI is supported.
Bit 1	USB Legacy is supported.
Bit 2	AGP is supported.
Bit 3	I2O boot is supported.
Bit 4	LS-120 SuperDisk boot is supported.
Bit 5	ATAPI ZIP drive boot is supported.
Bit 6	1394 boot is supported.
Bit 7	Smart battery is supported.

### 7.1.2.2 Firmware Characteristics Extension Byte 2

Table 9 shows the Firmware Characteristics for Extension Byte 2 layout. This information, available for SMBIOS version 2.3 and later, appears at offset 13h within the Platform Firmware Information structure.

Table 9 – Firmware Characteristics Extension Byte 2

Byte Bit Position	Meaning If Set
Bit 0	BIOS Boot Specification is supported.
Bit 1	Function key-initiated network service boot is supported. When function key-uninitiated network service boot is not supported, a network adapter option ROM may choose to offer this functionality on its own, thus offering this capability to legacy systems. When the function is supported, the network adapter option ROM shall not offer this capability.
Bit 2	Enable targeted content distribution. The manufacturer has ensured that the SMBIOS data is useful in identifying the computer for targeted delivery of model-specific software and firmware content through third-party content distribution services.
Bit 3	UEFI Specification is supported.
Bit 4	SMBIOS table describes a virtual machine. (If this bit is not set, no inference can be made about the virtuality of the system.)
Bit 5	Manufacturing mode is supported. (Manufacturing mode is a special boot mode, not normally available to end users, that modifies platform firmware features and settings for use while the computer is being manufactured and tested.)
Bit 6	Manufacturing mode is enabled.
Bit 7	Reserved for future assignment by this specification.

### 7.2 System Information (Type 1)

The information in this structure defines attributes of the overall system and is intended to be associated with the *Component ID* group of the system's MIF. An SMBIOS implementation is associated with a single system instance and contains one and only one System Information (Type 1) structure. Table 10 shows the contents of this structure.

Table 10 - System Information (Type 1) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.0+	Туре	BYTE	1	System Information indicator
01h	2.0+	Length	ВҮТЕ	08h or 19h	Length dependent on version supported:
					• 08h for 2.0
					• 19h for 2.1 – 2.3.4
					1Bh for 2.4 and later
02h	2.0+	Handle	WORD	Varies	
04h	2.0+	Manufacturer	BYTE	STRING	Number of null-terminated string
05h	2.0+	Product Name	BYTE	STRING	Number of null-terminated string
06h	2.0+	Version	BYTE	STRING	Number of null-terminated string
07h	2.0+	Serial Number	BYTE	STRING	Number of null-terminated string
08h	2.1+	UUID	16 BYTEs	Varies	Universal unique ID number; see 7.2.1.
18h	2.1+	Wake-up Type	BYTE	ENUM	Identifies the event that caused the system to power up. See 7.2.2.
19h	2.4+	SKU Number	BYTE	STRING	Number of null-terminated string
					This text string identifies a particular computer configuration for sale. It is sometimes also called a product ID or purchase order number. This number is frequently found in existing fields, but there is no standard format. Typically for a given system board from a given OEM, there are tens of unique processor, memory, hard drive, and optical drive configurations.
1Ah	2.4+	Family	BYTE	STRING	Number of null-terminated string
					This text string identifies the family to which a particular computer belongs. A family refers to a set of computers that are similar but not identical from a hardware or software point of view. Typically, a family is composed of different computer models, which have different configurations and pricing points. Computers in the same family often have similar branding and cosmetic features.

### 7.2.1 System — UUID

983

984

985

986

987

988

A UUID is an identifier that is designed to be unique across both time and space. It requires no central registration process. The UUID is 128 bits long. Its format is described in <a href="RFC4122">RFC4122</a>, but the actual field contents are opaque and not significant to the SMBIOS specification, which is only concerned with the byte order. Table 11 shows the field names; these field names, particularly for multiplexed fields, follow historical practice.

996

997

998

1001

Table 11 - UUID byte order and RFC4122 field names

Offset	RFC 4122 Name	Length	Value	Description
00h	time_low	DWORD	Varies	Low field of the timestamp
04h	time_mid	WORD	Varies	Middle field of the timestamp
06h	time_hi_and_version	WORD	Varies	High field of the timestamp multiplexed with the version number
08h	clock_seq_hi_and_reserved	BYTE	Varies	High field of the clock sequence multiplexed with the variant
09h	clock_seq_low	BYTE	Varies	Low field of the clock sequence
0Ah	Node	6 BYTEs	Varies	Spatially unique node identifier

Although <u>RFC4122</u> recommends network byte order for all fields, the PC industry (including the <u>ACPI</u>, <u>UEFI</u>, and Microsoft specifications) has consistently used little-endian byte encoding for the first three fields: *time\_low*, *time\_mid*, *time\_hi\_and\_version*. The same encoding, also known as *wire format*, should also be used for the SMBIOS representation of the UUID.

The UUID {00112233-4455-6677-8899-AABBCCDDEEFF} would thus be represented as:

995 33 22 11 00 55 44 77 66 88 99 AA BB CC DD EE FF.

If the value is all FFh, the ID is not currently present in the system, but it can be set. If the value is all 00h, the ID is not present in the system.

### 7.2.2 System — Wake-up Type

999 Table 12 describes the byte values for the System — Wake-up Type field.

1000 Table 12 - System: Wake-up Type field

Byte Value	Meaning		
00h	Reserved		
01h	Other		
02h	Unknown		
03h	APM Timer		
04h	Modem Ring		
05h	LAN Remote		
06h	Power Switch		
07h	PCI PME#		
08h	AC Power Restored		

#### 7.3 Baseboard (or Module) Information (Type 2)

As Table 13 shows, the information in this structure defines attributes of a system baseboard (for example, a motherboard, planar, server blade, or other standard system module).

NOTE If more than one Type 2 structure is provided by an SMBIOS implementation, each structure shall include the Number of Contained Object Handles and Contained Object Handles fields to specify which system elements are contained on which boards. If a single Type 2 structure is provided and the contained object information is not

present <sup>1</sup>, or if no Type 2 structure is provided, all system elements identified by the SMBIOS implementation are associated with a single motherboard.

1009

Table 13 - Baseboard (or Module) Information (Type 2) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	2	Baseboard Information indicator
01h	Length	BYTE	Varies	Length of the structure, at least 08h
02h	Handle	WORD	Varies	
04h	Manufacturer	BYTE	STRING	Number of null-terminated string
05h	Product	BYTE	STRING	Number of null-terminated string
06h	Version	BYTE	STRING	Number of null-terminated string
07h	Serial Number	BYTE	STRING	Number of null-terminated string
08h	Asset Tag	BYTE	STRING	Number of a null-terminated string
09h	Feature Flags	BYTE	Bit Field	Collection of flags that identify features of this baseboard; see 7.3.1
0Ah	Location in Chassis	BYTE	STRING	Number of a null-terminated string that describes this board's location within the chassis referenced by the Chassis Handle (described below in this table)
				NOTE: This field supports a CIM_Container class mapping where:
				<ul> <li>LocationWithinContainer is this field.</li> </ul>
				<ul> <li>GroupComponent is the chassis referenced by Chassis Handle.</li> </ul>
				<ul> <li>PartComponent is this baseboard.</li> </ul>
0Bh	Chassis Handle	WORD	Varies	Handle, or instance number, associated with the chassis in which this board resides (see 7.4)
0Dh	Board Type	BYTE	ENUM	Type of board (see 7.3.2)
0Eh	Number of Contained Object Handles (n)	BYTE	Varies	Number (0 to 255) of <i>Contained Object Handles</i> that follow
0Fh	Contained Object Handles	n WORDs	Varies	List of handles of other structures (for example, Baseboard, Processor, Port, System Slots, Memory Device) that are contained by this baseboard

# 1010 7.3.1 Baseboard — feature flags

1011 Table 14 shows the baseboard feature flags.

1012 NOTE See 6.3 for the CIM properties associated with these bit fields.

Version 3.9.0 Published 37

<sup>1</sup> This information is "not present" if either the *Length* of the Type 2 structure is less than 14 (0Eh) or the *Number of Contained Object Handles* field at offset 0Dh is set to 0.

Table 14 - Baseboard: feature flags

Bit Position(s)	Description
7:5	Reserved for future definition by this specification; set to 000b.
4	Set to 1 if the board is hot swappable; it is possible to replace the board with a physically different but equivalent board while power is applied to the board. The board is inherently replaceable and removable.
3	Set to 1 if the board is replaceable; it is possible to replace (either as a field repair or as an upgrade) the board with a physically different board. The board is inherently removable.
2	Set to 1 if the board is removable; it is designed to be taken in and out of the chassis without impairing the function of the chassis.
1	Set to 1 if the board requires at least one daughter board or auxiliary card to function properly.
0	Set to 1 if the board is a hosting board (for example, a motherboard).

## 1014 7.3.2 Baseboard — Board Type

1015 Table 15 shows the byte values for the Baseboard — Board Type field.

1016 NOTE These enumerations are also used within the System Enclosure or Chassis (Type 3) structure's *Contained* 1017 *Element* record (see 7.4).

1018

Table 15 - Baseboard: Board Type

Byte Value	Meaning
01h	Unknown
02h	Other
03h	Server Blade
04h	Connectivity Switch
05h	System Management Module
06h	Processor Module
07h	I/O Module
08h	Memory Module
09h	Daughter board
0Ah	Motherboard (includes processor, memory, and I/O)
0Bh	Processor/Memory Module
0Ch	Processor/IO Module
0Dh	Interconnect board

## 1019 7.4 System Enclosure or Chassis (Type 3)

The information in this structure (see Table 16) defines attributes of the system's mechanical enclosure(s). For example, if a system included a separate enclosure for its peripheral devices, two structures would be returned: one for the main system enclosure and the second for the peripheral device enclosure. The additions to this structure in version 2.1 of this specification support the population of the CIM\_Chassis class.

Table 16 – System Enclosure or Chassis (Type 3) structure

Offset	Specification Version	Name	Length	Value	Description
00h	2.0+	Туре	BYTE	3	System Enclosure indicator
01h	2.0+	Length	BYTE	Varies	09h for version 2.0 implementations or a minimum of 0Dh for version 2.1 and later implementations
02h	2.0+	Handle	WORD	Varies	
04h	2.0+	Manufacturer	BYTE	STRING	Number of null-terminated string
05h	2.0+	Туре	ВУТЕ	Varies	Bit 7 Chassis lock is present if 1. Otherwise, either a lock is not present, or it is unknown if the enclosure has a lock.
					Bits 6:0 Enumeration value; see below.
06h	2.0+	Version	BYTE	STRING	Number of null-terminated string
07h	2.0+	Serial Number	BYTE	STRING	Number of null-terminated string
08h	2.0+	Asset Tag Number	ВҮТЕ	STRING	Number of null-terminated string
09h	2.1+	Boot-up State	ВҮТЕ	ENUM	State of the enclosure when it was last booted; see 7.4.2 for definitions
0Ah	2.1+	Power Supply State	BYTE	ENUM	State of the enclosure's power supply (or supplies) when last booted; see 7.4.2 for definitions
0Bh	2.1+	Thermal State	BYTE	ENUM	Thermal state of the enclosure when last booted; see 7.4.2 for definitions
0Ch	2.1+	Security Status	BYTE	ENUM	Physical security status of the enclosure when last booted; see 7.4.3 for definitions
0Dh	2.3+	OEM-defined	DWORD	Varies	OEM- or firmware vendor-specific information
11h	2.3+	Height	ВҮТЕ	Varies	Height of the enclosure, in 'U's A U is a standard unit of measure for the height of a rack or rackmountable component and is equal to 1.75 inches or 4.445 cm. A value of 00h indicates that the enclosure height is unspecified. A value of FFh indicates that the enclosure height is specified at offset 16h + n*m.
12h	2.3+	Number of Power Cords	BYTE	Varies	Number of power cords associated with the enclosure or chassis A value of 00h indicates that the number is unspecified.

Offset	Specification Version	Name	Length	Value	Description
13h	2.3+	Contained Element Count (n)	ВҮТЕ	Varies	Number of Contained Element records that follow, in the range 0 to 255 Each Contained Element group comprises m bytes, as specified by the Contained Element Record Length field that follows. If no Contained Elements are included, this field is set to 0.
14h	2.3+	Contained Element Record Length (m)	ВУТЕ	Varies	Byte length of each Contained Element record that follows, in the range 0 to 255 If no Contained Elements are included, this field is set to 0. For version 2.3.2 and later of this specification, this field is set to at least 03h when Contained Elements are specified.
15h	2.3+	Contained Elements	n * m BYTEs	Varies	Elements, possibly defined by other SMBIOS structures, present in this chassis; see 7.4.4 for definitions
15h + n*m	2.7+	SKU Number	BYTE	STRING	Number of null-terminated string describing the chassis or enclosure SKU number
16h + n*m	3.9+	Rack Type	BYTE	Varies	0 - unspecified; 1 - OU
17h + n*m	3.9+	Rack Height	BYTE	Varies	Height of the enclosure based on the Rack Type

# 1026 **7.4.1 System Enclosure or Chassis Types**

1029

Table 17 shows the byte values for the System Enclosure or Chassis Types field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

# Table 17 – System Enclosure or Chassis Types

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Desktop
04h	Low Profile Desktop
05h	Pizza Box
06h	Mini Tower
07h	Tower
08h	Portable
09h	Laptop

Byte Value	Meaning
0Ah	Notebook
0Bh	Hand Held
0Ch	Docking Station
0Dh	All in One
0Eh	Sub Notebook
0Fh	Space-saving
10h	Lunch Box
11h	Main Server Chassis
12h	Expansion Chassis
13h	SubChassis
14h	Bus Expansion Chassis
15h	Peripheral Chassis
16h	RAID Chassis
17h	Rack Mount Chassis
18h	Sealed-case PC
19h	Multi-system chassis When this value is specified by an SMBIOS implementation, the physical chassis associated with this structure supports multiple, independently reporting physical systems—regardless of the chassis' current configuration. Systems in the same physical chassis are required to report the same value in this structure's Serial Number field.
	For a chassis that may also be configured as either a single system or multiple physical systems, the multi-system chassis value is reported even if the chassis is currently configured as a single system. This allows management applications to recognize the multi-system potential of the chassis.
1Ah	Compact PCI
1Bh	Advanced TCA
1Ch	Blade An SMBIOS implementation for a Blade would contain a Type 3 Chassis structure for the individual Blade system as well as one for the Blade Enclosure that completes the Blade system.
1Dh	Blade Enclosure A Blade Enclosure is a specialized chassis that contains a set of Blades. It provides much of the non- core computing infrastructure for a set of Blades (power, cooling, networking, and so on). A Blade Enclosure may itself reside inside a Rack or be a standalone chassis.
1Eh	Tablet
1Fh	Convertible
20h	Detachable
21h	IoT Gateway
22h	Embedded PC
23h	Mini PC
24h	Stick PC

# 7.4.2 System Enclosure or Chassis States

1030

1032

1033

1035

Table 18 shows the byte values for the System Enclosure or Chassis States field.

**Table 18 – System Enclosure or Chassis States** 

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Safe
04h	Warning
05h	Critical
06h	Non-recoverable

## 7.4.3 System Enclosure or Chassis Security Status

1034 Table 19 shows the byte values for the System Enclosure or Chassis Security Status field.

Table 19 – System Enclosure or Chassis Security Status field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	None
04h	External interface locked out
05h	External interface enabled

## 1036 7.4.4 System Enclosure or Chassis — Contained Elements

Each *Contained Element* record consists of sub-fields that further describe elements contained by the chassis, as Table 20 shows. Relative offset and size of fields within each record shall remain the same in future revisions to this specification, but new fields might be added to the end of the current definitions.

1041

1042

1043

1044

1045 1046

1047

1048

1049 1050

1051

Table 20 - System Enclosure or Chassis: Contained Elements

Offset	Spec. Version	Name	Length	Value	Description	on
00h	2.3+	Contained	BYTE	Bit	Specifies t	the type of element associated with this record:
		Element Type		Field	Bit(s)	Meaning
					7	Type Select. Identifies whether the Type contains an SMBIOS structure type enumeration (1) or an SMBIOS Baseboard Type enumeration (0).
					6:0	Type. Specifies either an SMBIOS Board Type enumeration (see 7.3.2 for definitions) or an SMBIOS structure type, dependent on the setting of the Type Select.
					A7h (1 010 bits (27h = structure t contained 0, so the r	ple, a contained Power Supply is specified as 00111b) — the MSB is 1, so the remaining seven = 39) represent an SMBIOS structure type; type 39 represents a System Power Supply. A Server Blade is specified as 03h — the MSB is remaining seven bits represent an SMBIOS board of type 03h represents a Server Blade.
01h	2.3+	Contained Element Minimum	BYTE	Varies	can be ins operate, ir	the minimum number of the element type that stalled in the chassis for the chassis to properly in the range 0 to 254. The value 255 (0FFh) is for future definition by this specification.
02h	2.3+	Contained Element Maximum	BYTE	Varies	can be ins	the maximum number of the element type that stalled in the chassis, in the range 1 to 255. The reserved for future definition by this specification.

## 7.5 Processor Information (Type 4)

The information in this structure (see Table 21) defines the attributes of a single processor; a separate structure instance is provided for each system processor socket/slot. For example, a system with an IntelDX2™ processor would have a single structure instance while a system with an IntelSX2™ processor would have a structure to describe the main CPU and a second structure to describe the 80487 coprocessor.

NOTE One structure is provided for each processor instance in a system. For example, a system that supports up to two processors includes two *Processor Information* structures — even if only one processor is currently installed. Software that interprets the SMBIOS information can count the *Processor Information* structures to determine the maximum possible configuration of the system.

Table 21 – Processor Information (Type 4) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.0+	Туре	BYTE	4	Processor Information indicator
01h	2.0+	Length	BYTE	Varies	Length is 1Ah for version 2.0 implementations; 23h for 2.3; 28h for 2.5; 2Ah for 2.6; 30h for 3.0; 32h for version 3.6, and 33h for version 3.8 and later implementations.
02h	2.0+	Handle	WORD	Varies	

Offset	Spec. Version	Name	Length	Value	Description
04h	2.0+	Socket Designation	BYTE	STRING	String number for Reference Designation EXAMPLE: 'J202',0
05h	2.0+	Processor Type	BYTE	ENUM	See 7.5.1.
06h	2.0+	Processor Family	BYTE	ENUM	See 7.5.2.
07h	2.0+	Processor Manufacturer	BYTE	STRING	String number of Processor Manufacturer
08h	2.0+	Processor ID	QWORD	Varies	Raw processor identification data See 7.5.3 for details.
10h	2.0+	Processor Version	BYTE	STRING	String number describing the Processor  See 7.5.11
11h	2.0+	Voltage	BYTE	Varies	See 7.5.4. (deprecated)
12h	2.0+	External Clock	WORD	Varies	External Clock Frequency, in MHz If the value is unknown, the field is set to 0.
14h	2.0+	Max Speed	WORD	Varies	Maximum processor speed (in MHz) supported by the system for this processor socket 0E9h is for a 233 MHz processor. If the value is unknown, the field is set to 0.
					NOTE: This field identifies a capability for the system, not the processor itself.
16h	2.0+	Current Speed	WORD	Varies	Same format as Max Speed
					NOTE: This field identifies the processor's speed at system boot; the processor may support more than one speed.
18h	2.0+	Status	BYTE	Varies	Bit 7 Reserved, must be zero
					Bit 6 CPU Socket Populated
					1 – CPU Socket Populated
					0 – CPU Socket Unpopulated
					Bits 5:3 Reserved, must be zero
					Bits 2:0 CPU Status
					0h – Unknown
					1h – CPU Enabled
					2h – CPU Disabled by User through Firmware Setup
					3h – CPU Disabled By firmware (POST Error)
					4h – CPU is Idle, waiting to be enabled.
					5-6h – Reserved
					7h – Other
19h	2.0+	Processor Upgrade	BYTE	ENUM	See 7.5.5.

Offset	Spec. Version	Name	Length	Value	Description
1Ah	2.1+	L1 Cache Handle	WORD	Varies	Handle of a Cache Information structure that defines the attributes of the primary (Level 1) cache for this processor For version 2.1 and version 2.2 implementations, the value is 0FFFFh if the processor has no L1 cache. For version 2.3 and later implementations, the value is 0FFFFh if the Cache Information structure is not provided. [1]
1Ch	2.1+	L2 Cache Handle	WORD	Varies	Handle of a Cache Information structure that defines the attributes of the secondary (Level 2) cache for this processor For version 2.1 and version 2.2 implementations, the value is 0FFFFh if the processor has no L2 cache. For version 2.3 and later implementations, the value is 0FFFFh if the Cache Information structure is not provided. [1]
1Eh	2.1+	L3 Cache Handle	WORD	Varies	Handle of a Cache Information structure that defines the attributes of the tertiary (Level 3) cache for this processor For version 2.1 and version 2.2 implementations, the value is 0FFFFh if the processor has no L3 cache. For version 2.3 and later implementations, the value is 0FFFFh if the Cache Information structure is not provided. [1]
20h	2.3+	Serial Number	BYTE	STRING	String number for the serial number of this processor This value is set by the manufacturer and normally not changeable.
21h	2.3+	Asset Tag	BYTE	STRING	String number for the asset tag of this processor
22h	2.3+	Part Number	BYTE	STRING	String number for the part number of this processor This value is set by the manufacturer and normally not changeable.
23h	2.5+	Core Count	BYTE	Varies	Number of cores per processor socket See 7.5.6. If the value is unknown, the field is set to 0. For core counts of 256 or greater, the <i>Core Count</i> field is set to FFh and the <i>Core Count</i> 2 field is set to the number of cores.
24h	2.5+	Core Enabled	BYTE	Varies	Number of enabled cores per processor socket See 7.5.7. If the value is unknown, the field is set 0. For core counts of 256 or greater, the <i>Core Enabled</i> field is set to FFh and the <i>Core Enabled</i> 2 field is set to the number of enabled cores.
25h	2.5+	Thread Count	BYTE	Varies	Number of threads per processor socket See 7.5.8. If the value is unknown, the field is set to 0. For thread counts of 256 or greater, the <i>Thread Count</i> field is set to FFh and the <i>Thread Count</i> 2 field is set to the number of threads.
26h	2.5+	Processor Characteristics	WORD	Bit Field	Defines which functions the processor supports See 7.5.9.
28h	2.6+	Processor Family 2	WORD	Enum	See 7.5.2.

Offset	Spec. Version	Name	Length	Value	Description
2Ah	3.0+	Core Count 2	WORD	Varies	Number of Cores per processor socket. Supports core counts >255. If this field is present, it holds the core count for the processor socket. Core Count will also hold the core count, except for core counts that are 256 or greater. In that case, Core Count shall be set to FFh and Core Count 2 will hold the count. See 7.5.6.
					Legal values:
					0000h = unknown 0001h-00FFh = core counts 1 to 255. Matches <i>Core Count</i> value. 0100h-FFFEh = Core counts 256 to 65534, respectively. FFFFh = reserved.
2Ch	3.0+	Core Enabled 2	WORD	Varies	Number of enabled cores per processor socket. Supports core enabled counts >255. If this field is present, it holds the core enabled count for the processor socket. <i>Core Enabled</i> will also hold the core enabled count, except for core counts that are 256 or greater. In that case, <i>Core Enabled</i> shall be set to FFh and <i>Core Enabled 2</i> will hold the count. See 7.5.7.
					Legal values:
					0000h = unknown 0001h-00FFh = core enabled counts 1 to 255. Matches <i>Core Enabled</i> value. 0100h-FFFEh = core enabled counts 256 to 65534, respectively. FFFFh = reserved.
2Eh	3.0+	Thread Count 2	WORD	Varies	Number of threads per processor socket. Supports thread counts >255. If this field is present, it holds the thread count for the processor socket. <i>Thread Count</i> will also hold the thread count, except for thread counts that are 256 or greater. In that case, <i>Thread Count</i> shall be set to FFh and <i>Thread Count</i> 2 will hold the count. See 7.5.8.
					Legal values:
					0000h = unknown 0001h-00FFh = thread counts 1 to 255. Matches <i>Thread Count</i> value. 0100h-FFFEh = thread counts 256 to 65534, respectively. FFFFh = reserved.
30h	3.6+	Thread Enabled	WORD	Varies	Number of enabled threads per processor socket. See 7.5.10.
					Legal values:
					0000h = unknown 0001h-FFFEh = thread enabled counts 1 to 65534, respectively FFFFh = reserved

Offset	Spec. Version	Name	Length	Value	Description
32h	3.8+	Socket Type	BYTE	STRING	String number of socket type.
					This value is the type of processor socket in use, such as "Socket BGA1190" or "Socket LGA4710".
					NOTE: Must be non-null if <i>Processor Upgrade</i> at offset 19h is FFh.

<sup>[1]</sup> Beginning with version 2.3 implementations, if the *Cache Handle* is 0FFFFh, management software must make no assumptions about the cache's attributes and should report all cache-related attributes as unknown. The definitive absence of a specific cache is identified by referencing a *Cache Information* structure and setting that structure's *Installed Size* field to 0.

# 7.5.1 Processor Information — Processor Type

1052

1054

1055

1056

1060

1053 Table 22 describes the byte values for the Processor Information — Processor Type field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

Table 22 – Processor Information: Processor Type field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Central Processor
04h	Math Processor
05h	DSP Processor
06h	Video Processor

# 7.5.2 Processor Information — Processor Family

1057 Table 23 details the values for the Processor Information — Processor Family field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.  $^{\circ}$  and  $^{\intercal}$  in this table are equivalent to (R) and (TM) in the MOF file.

Table 23 – Processor Information: Processor Family field

Hex Value	Decimal Value	Meaning
01h	1	Other
02h	2	Unknown
03h	3	8086
04h	4	80286
05h	5	Intel386™ processor
06h	6	Intel486™ processor
07h	7	8087
08h	8	80287
09h	9	80387

Hex Value	Decimal Value	Meaning
0Ah	10	80487
0Bh	11	Intel® Pentium® processor
0Ch	12	Pentium® Pro processor
0Dh	13	Pentium® II processor
0Eh	14	Pentium <sup>®</sup> processor with MMX <sup>™</sup> technology
0Fh	15	Intel® Celeron® processor
10h	16	Pentium® II Xeon® processor
11h	17	Pentium® III processor
12h	18	M1 Family
13h	19	M2 Family
14h	20	Intel® Celeron® M processor
15h	21	Intel® Pentium® 4 HT processor
16h	22	Intel® Processor
17h	23	Available for assignment
18h	24	AMD Duron™ Processor Family [1]
19h	25	K5 Family [1]
1Ah	26	K6 Family [1]
1Bh	27	K6-2 <sup>[1]</sup>
1Ch	28	K6-3 <sup>[1]</sup>
1Dh	29	AMD Athlon™ Processor Family [1]
1Eh	30	AMD29000 Family
1Fh	31	K6-2+
20h	32	Power PC Family
21h	33	Power PC 601
22h	34	Power PC 603
23h	35	Power PC 603+
24h	36	Power PC 604
25h	37	Power PC 620
26h	38	Power PC x704
27h	39	Power PC 750
28h	40	Intel <sup>®</sup> Core™ Duo processor
29h	41	Intel <sup>®</sup> Core™ Duo mobile processor
2Ah	42	Intel <sup>®</sup> Core™ Solo mobile processor
2Bh	43	Intel <sup>®</sup> Atom™ processor
2Ch	44	Intel <sup>®</sup> Core™ M processor
2Dh	45	Intel <sup>®</sup> Core™ m3 processor
2Eh	46	Intel <sup>®</sup> Core <sup>™</sup> m5 processor
2Fh	47	Intel <sup>®</sup> Core™ m7 processor
30h	48	Alpha Family [2]
31h	49	Alpha 21064
32h	50	Alpha 21066

Hex Value	Decimal Value	Meaning
33h	51	Alpha 21164
34h	52	Alpha 21164PC
35h	53	Alpha 21164a
36h	54	Alpha 21264
37h	55	Alpha 21364
38h	56	AMD Turion™ II Ultra Dual-Core Mobile M Processor Family
39h	57	AMD Turion™ II Dual-Core Mobile M Processor Family
3Ah	58	AMD Athlon™ II Dual-Core M Processor Family
3Bh	59	AMD Opteron™ 6100 Series Processor
3Ch	60	AMD Opteron™ 4100 Series Processor
3Dh	61	AMD Opteron™ 6200 Series Processor
3Eh	62	AMD Opteron™ 4200 Series Processor
3Fh	63	AMD FX™ Series Processor
40h	64	MIPS Family
41h	65	MIPS R4000
42h	66	MIPS R4200
43h	67	MIPS R4400
44h	68	MIPS R4600
45h	69	MIPS R10000
46h	70	AMD C-Series Processor
47h	71	AMD E-Series Processor
48h	72	AMD A-Series Processor
49h	73	AMD G-Series Processor
4Ah	74	AMD Z-Series Processor
4Bh	75	AMD R-Series Processor
4Ch	76	AMD Opteron™ 4300 Series Processor
4Dh	77	AMD Opteron™ 6300 Series Processor
4Eh	78	AMD Opteron™ 3300 Series Processor
4Fh	79	AMD FirePro™ Series Processor
50h	80	SPARC Family
51h	81	SuperSPARC
52h	82	microSPARC II
53h	83	microSPARC IIep
54h	84	UltraSPARC
55h	85	UltraSPARC II
56h	86	UltraSPARC lii
57h	87	UltraSPARC III
58h	88	UltraSPARC IIIi
59h-5Fh	89-95	Available for assignment
60h	96	68040 Family

Hex Value	Decimal Value	Meaning
61h	97	68xxx
62h	98	68000
63h	99	68010
64h	100	68020
65h	101	68030
66h	102	AMD Athlon(TM) X4 Quad-Core Processor Family
67h	103	AMD Opteron(TM) X1000 Series Processor
68h	104	AMD Opteron(TM) X2000 Series APU
69h	105	AMD Opteron(TM) A-Series Processor
6Ah	106	AMD Opteron(TM) X3000 Series APU
6Bh	107	AMD Zen Processor Family
6Ch-6Fh	108-111	Available for assignment
70h	112	Hobbit Family
71h-77h	113-119	Available for assignment
78h	120	Crusoe™ TM5000 Family
79h	121	Crusoe™ TM3000 Family
7Ah	122	Efficeon™ TM8000 Family
7Bh-7Fh	123-127	Available for assignment
80h	128	Weitek
81h	129	Available for assignment
82h	130	Itanium™ processor
83h	131	AMD Athlon™ 64 Processor Family
84h	132	AMD Opteron™ Processor Family
85h	133	AMD Sempron™ Processor Family
86h	134	AMD Turion™ 64 Mobile Technology
87h	135	Dual-Core AMD Opteron™ Processor Family
88h	136	AMD Athlon™ 64 X2 Dual-Core Processor Family
89h	137	AMD Turion™ 64 X2 Mobile Technology
8Ah	138	Quad-Core AMD Opteron™ Processor Family
8Bh	139	Third-Generation AMD Opteron™ Processor Family
8Ch	140	AMD Phenom™ FX Quad-Core Processor Family
8Dh	141	AMD Phenom™ X4 Quad-Core Processor Family
8Eh	142	AMD Phenom™ X2 Dual-Core Processor Family
8Fh	143	AMD Athlon™ X2 Dual-Core Processor Family
90h	144	PA-RISC Family
91h	145	PA-RISC 8500
92h	146	PA-RISC 8000

Hex Value	Decimal Value	Meaning
93h	147	PA-RISC 7300LC
94h	148	PA-RISC 7200
95h	149	PA-RISC 7100LC
96h	150	PA-RISC 7100
97h-9Fh	151-159	Available for assignment
A0h	160	V30 Family
A1h	161	Quad-Core Intel® Xeon® processor 3200 Series
A2h	162	Dual-Core Intel® Xeon® processor 3000 Series
A3h	163	Quad-Core Intel® Xeon® processor 5300 Series
A4h	164	Dual-Core Intel® Xeon® processor 5100 Series
A5h	165	Dual-Core Intel® Xeon® processor 5000 Series
A6h	166	Dual-Core Intel® Xeon® processor LV
A7h	167	Dual-Core Intel® Xeon® processor ULV
A8h	168	Dual-Core Intel® Xeon® processor 7100 Series
A9h	169	Quad-Core Intel® Xeon® processor 5400 Series
AAh	170	Quad-Core Intel® Xeon® processor
ABh	171	Dual-Core Intel® Xeon® processor 5200 Series
ACh	172	Dual-Core Intel® Xeon® processor 7200 Series
ADh	173	Quad-Core Intel® Xeon® processor 7300 Series
AEh	174	Quad-Core Intel® Xeon® processor 7400 Series
AFh	175	Multi-Core Intel® Xeon® processor 7400 Series
B0h	176	Pentium® III Xeon® processor
B1h	177	Pentium <sup>®</sup> III Processor with Intel <sup>®</sup> SpeedStep™ Technology
B2h	178	Pentium® 4 Processor
B3h	179	Intel® Xeon® processor
B4h	180	AS400 Family
B5h	181	Intel® Xeon® processor MP
B6h	182	AMD Athlon™ XP Processor Family
B7h	183	AMD Athlon™ MP Processor Family
B8h	184	Intel® Itanium® 2 processor
B9h	185	Intel® Pentium® M processor
BAh	186	Intel® Celeron® D processor
BBh	187	Intel® Pentium® D processor
BCh	188	Intel® Pentium® Processor Extreme Edition
BDh	189	Intel <sup>®</sup> Core™ Solo Processor
BEh	190	Reserved [3]
BFh	191	Intel <sup>®</sup> Core™ 2 Duo Processor
C0h	192	Intel <sup>®</sup> Core™ 2 Solo processor
C1h	193	Intel <sup>®</sup> Core™ 2 Extreme processor
C2h	194	Intel <sup>®</sup> Core™ 2 Quad processor
C3h	195	Intel <sup>®</sup> Core™ 2 Extreme mobile processor

Hex Value	Decimal Value	Meaning
C4h	196	Intel <sup>®</sup> Core <sup>™</sup> 2 Duo mobile processor
C5h	197	Intel <sup>®</sup> Core™ 2 Solo mobile processor
C6h	198	Intel <sup>®</sup> Core™ i7 processor
C7h	199	Dual-Core Intel® Celeron® processor
C8h	200	IBM390 Family
C9h	201	G4
CAh	202	G5
CBh	203	ESA/390 G6
CCh	204	z/Architecture base
CDh	205	Intel <sup>®</sup> Core™ i5 processor
CEh	206	Intel <sup>®</sup> Core™ i3 processor
CFh	207	Intel <sup>®</sup> Core™ i9 processor
D0h	208	Intel® Xeon® D Processor family
D1h	209	Available for assignment
D2h	210	VIA C7™-M Processor Family
D3h	211	VIA C7™-D Processor Family
D4h	212	VIA C7™ Processor Family
D5h	213	VIA Eden™ Processor Family
D6h	214	Multi-Core Intel® Xeon® processor
D7h	215	Dual-Core Intel® Xeon® processor 3xxx Series
D8h	216	Quad-Core Intel® Xeon® processor 3xxx Series
D9h	217	VIA Nano™ Processor Family
DAh	218	Dual-Core Intel® Xeon® processor 5xxx Series
DBh	219	Quad-Core Intel® Xeon® processor 5xxx Series
DCh	220	Available for assignment
DDh	221	Dual-Core Intel® Xeon® processor 7xxx Series
DEh	222	Quad-Core Intel® Xeon® processor 7xxx Series
DFh	223	Multi-Core Intel® Xeon® processor 7xxx Series
E0h	224	Multi-Core Intel® Xeon® processor 3400 Series
E1h-E3h	225-227	Available for assignment
E4h	228	AMD Opteron™ 3000 Series Processor
E5h	229	AMD Sempron™ II Processor
E6h	230	Embedded AMD Opteron™ Quad-Core Processor Family
E7h	231	AMD Phenom™ Triple-Core Processor Family
E8h	232	AMD Turion™ Ultra Dual-Core Mobile Processor Family
E9h	233	AMD Turion™ Dual-Core Mobile Processor Family
EAh	234	AMD Athlon™ Dual-Core Processor Family
EBh	235	AMD Sempron™ SI Processor Family
ECh	236	AMD Phenom™ II Processor Family

Hex Value	Decimal Value	Meaning
EDh	237	AMD Athlon™ II Processor Family
EEh	238	Six-Core AMD Opteron™ Processor Family
EFh	239	AMD Sempron™ M Processor Family
F0h-F9h	240-249	Available for assignment
FAh	250	i860
FBh	251	i960
FCh-FDh	252-253	Available for assignment
FEh	254	Indicator to obtain the processor family from the Processor Family 2 field
FFh	255	Reserved
100h-1FFh	256-511	These values are available for assignment, except for the following:
100h	256	ARMv7
101h	257	ARMv8
102h	258	ARMv9
103h	259	Reserved for future use by ARM
104h	260	SH-3
105h	261	SH-4
118h	280	ARM
119h	281	StrongARM
12Ch	300	6x86
12Dh	301	MediaGX
12Eh	302	MII
140h	320	WinChip
15Eh	350	DSP
1F4h	500	Video Processor
200h-2FFh	512-767	These values are available for assignment, except for the following:
200h	512	RISC-V RV32
201h	513	RISC-V RV64
202h	514	RISC-V RV128
258h	600	LoongArch
259h	601	Loongson™ 1 Processor Family
25Ah	602	Loongson™ 2 Processor Family
25Bh	603	Loongson™ 3 Processor Family
25Ch	604	Loongson™ 2K Processor Family
25Dh	605	Loongson™ 3A Processor Family
25Eh	606	Loongson™ 3B Processor Family
25Fh	607	Loongson™ 3C Processor Family
260h	608	Loongson™ 3D Processor Family
261h	609	Loongson™ 3E Processor Family
262h	610	Dual-Core Loongson™ 2K Processor 2xxx Series

Hex Value	Decimal Value	Meaning
26Ch	620	Quad-Core Loongson™ 3A Processor 5xxx Series
26Dh	621	Multi-Core Loongson™ 3A Processor 5xxx Series
26Eh	622	Quad-Core Loongson™ 3B Processor 5xxx Series
26Fh	623	Multi-Core Loongson™ 3B Processor 5xxx Series
270h	624	Multi-Core Loongson™ 3C Processor 5xxx Series
271h	625	Multi-Core Loongson™ 3D Processor 5xxx Series
300h-3FFh	768-1023	These values are available for assignment, except for the following:
300h	768	Intel® Core™ 3
301h	769	Intel® Core™ 5
302h	770	Intel <sup>®</sup> Core™ 7
303h	771	Intel <sup>®</sup> Core™ 9
304h	772	Intel <sup>®</sup> Core™ Ultra 3
305h	773	Intel® Core™ Ultra 5
306h	774	Intel <sup>®</sup> Core™ Ultra 7
307h	775	Intel® Core™ Ultra 9
400h-FFFDh	1024- 65533	Available for assignment
FFFEh-FFFFh	65534-65535	Reserved

<sup>[1]</sup> Note that the meaning associated with this value is different from the meaning defined in CIM\_Processor.Family for the same value

For processor family enumerations from 0 to FDh, Processor Family is identical to Processor Family 2.

For processor family enumerations from 100h to FFFDh, Processor Family has a value of FEh and Processor Family 2 has the enumerated value.

1064 The following values are reserved:

1065

1066

1067

1068

• FFh Not used. FFh is the un-initialized value of Flash memory.

FFFFh Not used. FFFFh is the un-initialized value of Flash memory.

FFFEh
 For special use in the future, such as FEh as the extension indicator.

## 7.5.3 Processor ID field format

1069 The Processor ID field contains processor-specific information that describes the processor's features.

<sup>[2]</sup> Some version 2.0 specification implementations used *Processor Family* type value 30h to represent a Pentium<sup>®</sup> Proprocessor.

Version 2.5 of this specification listed this value as "available for assignment." CIM\_Processor.mof files assigned this value to AMD K7 processors in the CIM\_Processor.Family property, and an SMBIOS change request assigned it to Intel Core 2 processors. Some implementations of the SMBIOS version 2.5 specification are known to use BEh to indicate Intel Core 2 processors. Some implementations of SMBIOS and some implementations of CIM-based software may also have used BEh to indicate AMD K7 processors.

#### 1070 7.5.3.1 x86-class CPUs

- 1071 For x86 class CPUs, the field's format depends on the processor's support of the CPUID instruction. If the
- 1072 instruction is supported, the *Processor ID* field contains two DWORD-formatted values. The first (offsets
- 1073 08h-0Bh) is the EAX value returned by a CPUID instruction with input EAX set to 1; the second (offsets
- 1074 0Ch-0Fh) is the EDX value returned by that instruction.
- 1075 Otherwise, only the first two bytes of the *Processor ID* field are significant (all others are set to 0) and
- 1076 contain (in WORD-format) the contents of the DX register at CPU reset.

#### 1077 **7.5.3.2 ARM32-class CPUs**

- 1078 For ARM32-class CPUs, the *Processor ID* field contains two DWORD-formatted values. The first (offsets
- 1079 08h-0Bh) is the contents of the Main ID Register (MIDR); the second (offsets 0Ch-0Fh) is zero.

#### 1080 **7.5.3.3 ARM64-class CPUs**

- 1081 For ARM64-class CPUs, the *Processor ID* field contains two DWORD-formatted values. The field's format
- depends on the processor's support of the "Arm64 SoC ID" characteristic, listed in Table 27 Processor
- 1083 Characteristics.

1084

- 1085 If "Arm64 SoC ID" is supported, the first WORD (offsets 08h-09h) contains a SiP defined SoC ID. The
- next BYTE (offset 0Ah) holds the JEP-106 identification code of the SiP. The next BYTE (offset 0Bh)
- 1087 contains the JEP-106 bank index of the SiP. The following DWORD (offsets 0Ch-0Fh) contains the SiP
- 1088 defined SoC revision value.

1089

- These definitions of SoC revision, SoC ID and JEP-106 encoding are consistent with the definition of the
- 1091 SMCCC ARCH SOC ID SMC call from the Arm SMC Calling Convention Specification v1.2 available at
- 1092 https://developer.arm.com/documentation/den0028/latest/.
- 1093 If "Arm64 SoC ID" is not supported, the first DWORD (offsets 08h-0Bh) is the contents of the MIDR EL1
- register; the second DWORD (offsets 0Ch-0Fh) is zero.

#### 1095 **7.5.3.4 RISC-V-class CPUs**

- 1096 For RISC-V class CPUs, the Processor ID contains a QWORD Machine Vendor ID CSR (mvendorid) of
- 1097 RISC-V processor hart 0. More information of RISC-V class CPU feature is described in RISC-V
- 1098 processor additional information (SMBIOS structure Type 44, 7.45).

#### 1099 7.5.3.5 LoongArch-class CPUs

- 1100 For LoongArch class CPUs, the *Processor ID* field represents the Processor Core ID, which is defined on
- 1101 the CPUCFG instruction, and the format used is: cpucfq rd, rj. The Processor ID contents are a DWORD-
- 1102 formatted value, which is the rd register value returned by CPUCFG instruction when the operand register
- 1103 rj is set to 0. For other values written into rj, rd will return the features supported by the CPU. For the
- value range refer to <a href="https://loongson.github.io/LoongArch-Documentation/LoongArch-Vol1-">https://loongson.github.io/LoongArch-Documentation/LoongArch-Vol1-</a>
- 1105 EN.html# cpucfg.
- 1106 More details on LoongArch-class CPU features are described in subclause 7.45, Processor Additional
- 1107 Information (Type 44).

1108

Version 3.9.0 Published 55

### 1109 7.5.4 Processor Information — Voltage

1110 NOTE This field is deprecated from version 3.8.0. Any implementation of this field conforming to version 3.7.0 or 1111 prior, may continue to exist without any impact. A Value of 0 indicates the *Voltage* field is unused.

Two forms of information can be specified by the SMBIOS in this field, dependent on the value present in bit 7 (the most-significant bit). If bit 7 is 0 (legacy mode), the remaining bits of the field represent the

specific voltages that the processor socket can accept, as Table 24 shows.

Table 24 - Processor Information: Voltage field

Byte Bit Range	Meaning	
Bit 7	Set to 0, indicating 'legacy' mode for processor voltage	
Bits 6:4	Reserved, must be zero	
Bits 3:0	Voltage Capability A set bit indicates that the voltage is supported.	
	Bit 0 – 5V	
	Bit 1 – 3.3V	
	Bit 2 – 2.9V	
	Bit 3 – Reserved, must be zero.	
	NOTE: Setting of multiple bits indicates the socket is configurable.	

1116 If bit 7 is set to 1, the remaining seven bits of the field are set to contain the processor's current *voltage* 

1117 <u>times 10</u>.

1123

1115

1118 EXAMPLE: The field value for a processor voltage of 1.8 volts would be:

1119 92h = 80h + (1.8 \* 10) = 80h + 18 = 80h + 12h

#### 1120 7.5.5 Processor Information — Processor Upgrade

1121 Table 25 describes the byte values for the Processor Information — Processor Upgrade field.

1122 NOTE See 6.3 for the CIM properties associated with this enumerated value.

#### Table 25 - Processor Information: Processor Upgrade field

Byte Value	Meaning	
01h	Other	
02h	Unknown	
03h	Daughter Board	
04h	ZIF Socket	
05h	Replaceable Piggy Back	
06h	None	
07h	LIF Socket	
08h	Slot 1	
09h	Slot 2	
0Ah	370-pin socket	
0Bh	Slot A	

Byte Value	Meaning
0Ch	Slot M
0Dh	Socket 423
0Eh	Socket A (Socket 462)
0Fh	Socket 478
10h	Socket 754
11h	Socket 940
12h	Socket 939
13h	Socket mPGA604
14h	Socket LGA771
15h	Socket LGA775
16h	Socket S1
17h	Socket AM2
18h	Socket F (1207)
19h	Socket LGA1366
1Ah	Socket G34
1Bh	Socket AM3
1Ch	Socket C32
1Dh	Socket LGA1156
1Eh	Socket LGA1567
1Fh	Socket PGA988A
20h	Socket BGA1288
21h	Socket rPGA988B
22h	Socket BGA1023
23h	Socket BGA1224
24h	Socket LGA1155
25h	Socket LGA1356
26h	Socket LGA2011
27h	Socket FS1
28h	Socket FS2
29h	Socket FM1
2Ah	Socket FM2
2Bh	Socket LGA2011-3
2Ch	Socket LGA1356-3
2Dh	Socket LGA1150
2Eh	Socket BGA1168
2Fh	Socket BGA1234

Byte Value	Meaning
30h	Socket BGA1364
31h	Socket AM4
32h	Socket LGA1151
33h	Socket BGA1356
34h	Socket BGA1440
35h	Socket BGA1515
36h	Socket LGA3647-1
37h	Socket SP3
38h	Socket SP3r2
39h	Socket LGA2066
3Ah	Socket BGA1392
3Bh	Socket BGA1510
3Ch	Socket BGA1528
3Dh	Socket LGA4189
3Eh	Socket LGA1200
3Fh	Socket LGA4677
40h	Socket LGA1700
41h	Socket BGA1744
42h	Socket BGA1781
43h	Socket BGA1211
44h	Socket BGA2422
45h	Socket LGA1211
46h	Socket LGA2422
47h	Socket LGA5773
48h	Socket BGA5773
49h	Socket AM5
4Ah	Socket SP5
4Bh	Socket SP6
4Ch	Socket BGA883
4Dh	Socket BGA1190
4Eh	Socket BGA4129
4Fh	Socket LGA4710
50h	Socket LGA7529
51h	Socket BGA1964
52h	Socket BGA1792
53h	Socket BGA2049

1136

1139

1140

Byte Value	Meaning	
54h	Socket BGA2551	
55h	Socket LGA1851	
56h	Socket BGA2114	
57h	Socket BGA2833	
FFh	Use this when no other valid enumeration is available.	
	NOTE: When this enumeration is used, Socket Type at offset 32h must be non-null.	

#### 1124 7.5.6 Processor Information — Core Count

Core Count is the number of cores detected by the platform firmware for this processor socket. It does not necessarily indicate the full capability of the processor. For example, platform hardware may have the capability to limit the number of cores reported by the processor without firmware intervention or knowledge. For a dual-core processor installed in a platform where the hardware is set to limit it to one core, the firmware reports a value of 1 in Core Count. For a dual-core processor with multi-core support disabled by firmware, the firmware reports a value of 2 in Core Count.

The Core Count 2 field supports core counts > 255. For core counts of 256 or greater, the Core Count field is set to FFh and the Core Count 2 field is set to the number of cores. For core counts of 255 or fewer, if Core Count 2 is present it shall be set the same value as Core Count. Table 26 presents examples of the use and interpretation of the Core Count and Core Count 2 fields.

Table 26 - Examples of Core Count and Core Count 2 use

Core Count Field	Core Count 2 Field	Core Count
00h	Absent	Unknown
20h	Absent	32
FFh	Absent	255
00h	0000h	Unknown
20h	0020h	32
FFh	00FFh	255
FFh	0100h	256
FFh	0200h	512
FFh	FFFFh	Reserved

#### 7.5.7 Processor Information — Core Enabled

1137 *Core Enabled* is the number of cores that the platform firmware enabled and are available for operating system use. For example, if the firmware detects a dual-core processor:

- And it leaves both cores enabled, it reports a value of 2.
- And it disables multi-core support, it reports a value of 1.

1141 The Core Enabled 2 field supports core enabled counts > 255. For core enabled counts of 256 or greater,

the Core Enabled field is set to FFh and the Core Enabled 2 field is set to the number of enabled cores.

For core enabled counts of 255 or fewer, if *Core Enabled 2* is present it shall be set to the same value as

1144 *Core Enabled.* This follows the approach used for the *Core Count* and *Core Count 2* fields. See Table 26 for examples.

#### 7.5.8 Processor Information — Thread Count

- 1147 Thread Count is the total number of threads detected by the platform firmware for this processor socket. It
- 1148 is a processor-wide count, not a thread-per-core count. It does not necessarily indicate the full capability
- 1149 of the processor. For example, platform hardware may have the capability to limit the number of threads
- 1150 reported by the processor without firmware intervention or knowledge. For a dual-thread processor
- 1151 installed in a platform where the hardware is set to limit it to one thread, the firmware reports a value of 1
- in *Thread Count*. For a dual-thread processor with multi-threading disabled by firmware, the firmware
- 1153 reports a value of 2 in *Thread Count*. For a dual-core, dual-thread-per-core processor, the firmware
- 1154 reports a value of 4 in *Thread Count*.

1146

1159

1180

- 1155 The Thread Count 2 field supports thread counts > 255. For thread counts of 256 or greater, the Thread
- 1156 Count field is set to FFh and the Thread Count 2 field is set to the number of threads. For thread counts
- 1157 of 255 or fewer, if *Thread Count 2* is present it shall be set to the same value as *Thread Count*. This
- 1158 follows the approach used for the Core Count and Core Count 2 fields. See Table 26 for examples.

#### 7.5.9 Processor Characteristics

- 1160 Table 27 describes the Processor Characteristics field.
- 1161 64-bit Capable indicates the maximum data width capability of the processor. For example, this bit is set
- for Intel Itanium, AMD Opteron, and Intel Xeon (with EM64T) processors; this bit is cleared for Intel Xeon
- processors that do not have EM64T. This bit indicates the maximum capability of the processor and does
- 1164 not indicate the current enabled state.
- 1165 Multi-Core indicates the processor has more than one core. This bit does not indicate the number of
- 1166 cores (Core Count) enabled by hardware or the number of cores (Core Enabled) enabled by firmware.
- 1167 Hardware Thread indicates that the processor supports multiple hardware threads per core. This bit does
- 1168 not indicate the state or number of threads.
- 1169 Execute Protection indicates that the processor supports marking specific memory regions as non-
- 1170 executable. For example, this is the NX (No eXecute) feature of AMD processors and the XD (eXecute
- 1171 Disable) feature of Intel processors. This bit does not indicate the present state of this feature.
- 1172 Enhanced Virtualization indicates that the processor can execute enhanced virtualization instructions.
- 1173 This bit does not indicate the present state of this feature.
- 1174 Power/Performance Control indicates that the processor is capable of load-based power savings. This bit
- does not indicate the present state of this feature.
- 1176 Arm64 SoC ID indicates that the processor supports returning a SoC ID value using the
- 1177 SMCCC ARCH SOC ID architectural call, as defined in the Arm SMC Calling Convention Specification
- 1178 v1.2 at https://developer.arm.com/architectures/system-architectures/software-standards/smccc.
- 1179 NOTE See 6.3 for the CIM properties associated with this enumerated value.

#### Table 27 - Processor Characteristics

WORD Bit Position	Meaning if Set
Bit 0	Reserved
Bit 1	Unknown
Bit 2	64-bit Capable

1194

1202

WORD Bit Position	Meaning if Set
Bit 3	Multi-Core
Bit 4	Hardware Thread
Bit 5	Execute Protection
Bit 6	Enhanced Virtualization
Bit 7	Power/Performance Control
Bit 8	128-bit Capable
Bit 9	Arm64 SoC ID
Bits 10:15	Reserved

#### 1181 7.5.10 Processor Information — Thread Enabled

Thread Enabled is the number of threads that the firmware has enabled and are available for operating system use. For example, if the firmware detects a dual-core processor with two threads supported in each core:

- And it leaves both threads enabled, it reports a value of 4.
- And it disables multi-threading support, it reports a value of 2.

#### 1187 7.5.11 Processor Information — Processor Version

1188 The Processor Version field contains processor-specific version information.

#### 1189 **7.5.11.1 ARM64-class CPUs**

- 1190 For ARM64-class CPUs, this field contains the SiP defined SoC name represented as a null-terminated
- 1191 sequence of UTF-8 characters. This may be populated through SMCCC ARCH SOC ID SMC call
- 1192 with "SoC ID type" of value 2, as described in the Arm SMC Calling Convention Specification v1.6
- 1193 available at https://developer.arm.com/documentation/den0028/latest/

#### 7.6 Memory Controller Information (Type 5, Obsolete)

- 1195 The information in this structure defines the attributes of the system's memory controller(s) and the
- 1196 supported attributes of any memory-modules present in the sockets controlled by this controller. See
- 1197 Table 28 for the details of this structure.
- 1198 NOTE This structure, and its companion, Memory Module Information (Type 6, Obsolete), are *obsolete* starting with
- version 2.1 of this specification; the Physical Memory Array (Type 16) and Memory Device (Type 17) structures
- 1200 should be used instead. BIOS providers might choose to implement both memory description types to allow existing
- DMI browsers to properly display the system's memory attributes.

#### Table 28 – Memory Controller Information (Type 5, Obsolete) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.0+	Туре	BYTE	5	Memory Controller indicator
01h	2.0+	Length	BYTE	Varies	Computed by the BIOS as either 15 + (2 * x) for version 2.0 implementations or 16 + (2 * x) for version 2.1 and later implementations, where x is the value present in offset 0Eh.
02h	2.0+	Handle	WORD	Varies	

Offset	Spec. Version	Name	Length	Value	Description
04h	2.0+	Error Detecting Method	ВҮТЕ	ENUM	See 7.6.1.
05h	2.0+	Error Correcting Capability	ВҮТЕ	Bit Field	See 7.6.2.
06h	2.0+	Supported Interleave	BYTE	ENUM	See 7.6.3.
07h	2.0+	Current Interleave	BYTE	ENUM	See 7.6.3.
08h	2.0+	Maximum Memory Module Size	BYTE	Varies (n)	Size of the largest memory module supported (per slot), specified as n, where 2**n is the maximum size in MiB The maximum amount of memory supported by this controller is that value times the number of slots, as specified in offset 0Eh of this structure.
09h	2.0+	Supported Speeds	WORD	Bit Field	See 7.6.4 for bit-wise descriptions.
0Bh	2.0+	Supported Memory Types	WORD	Bit Field	See 7.7.1 for bit-wise descriptions.
0Dh	2.0+	Memory Module Voltage	BYTE	Bit Field	Describes the required voltages for each of the memory module sockets controlled by this controller:
					Bits 7:3 Reserved, must be zero
					Bit 2 2.9V
					Bit 1 3.3V
					Bit 0 5V
					NOTE: Setting of multiple bits indicates that the sockets are configurable.
0Eh	2.0+	Number of Associated Memory Slots (x)	BYTE	Varies	Defines how many of the Memory Module Information blocks are controlled by this controller
0Fh to 0Fh + (2*x) - 1	2.0+	Memory Module Configuration Handles	x WORDs	Varies	Lists memory information structure handles controlled by this controller  Value in offset 0Eh (x) defines the count.
0Fh + (2*x)	2.1+	Enabled Error Correcting Capabilities	BYTE	Bit Field	Identifies the error-correcting capabilities that were enabled when the structure was built See 7.6.2 for bit-wise definitions.

# 7.6.1 Memory Controller Error Detecting Method

1203

1204 Table 29 shows the byte values for the Memory Controller Error Detecting Method field.

1208

1209

1211

1214

Table 29 - Memory Controller Error Detecting Method field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	None
04h	8-bit Parity
05h	32-bit ECC
06h	64-bit ECC
07h	128-bit ECC
08h	CRC

# 1206 7.6.2 Memory Controller Error Correcting Capability

1207 Table 30 shows the values for the Memory Controller Error Correcting Capability field.

Table 30 - Memory Controller Error Correcting Capability field

Byte Bit Position	Meaning
Bit 0	Other
Bit 1	Unknown
Bit 2	None
Bit 3	Single-Bit Error Correcting
Bit 4	Double-Bit Error Correcting
Bit 5	Error Scrubbing

#### 7.6.3 Memory Controller Information — Interleave Support

1210 Table 31 shows the byte values for the Memory Controller Information — Interleave Support field.

Table 31 - Memory Controller Information: Interleave Support field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	One-Way Interleave
04h	Two-Way Interleave
05h	Four-Way Interleave
06h	Eight-Way Interleave
07h	Sixteen-Way Interleave

## 1212 7.6.4 Memory Controller Information — Memory Speeds

The bit-field that Table 32 shows describes the speed of the memory modules supported by the system.

Table 32 – Memory Controller Information: Memory Speeds Bit field

Word Bit Position	Meaning
Bit 0	Other

1224

Bit 1	Unknown
Bit 2	70ns
Bit 3	60ns
Bit 4	50ns
Bits 5:15	Reserved, must be zero

### 7.7 Memory Module Information (Type 6, Obsolete)

- One *Memory Module Information* structure is included for each memory-module socket in the system. As
  Table 33 shows, the structure describes the speed, type, size, and error status of each system memory
  module. The supported attributes of each module are described by the "owning" *Memory Controller*Information structure.
- NOTE This structure and its companion Memory Controller Information (Type 5) are **obsolete** starting with version 2.1 of this specification; the Physical Memory Array (Type 16) and Memory Device (Type 17) structures should be used instead. BIOS providers might choose to implement both memory description types to allow existing DMI browsers to properly display the system's memory attributes.

#### Table 33 - Memory Module Information (Type 6, Obsolete) structure

Offset	Name	Length	Value	Description		
00h	Туре	BYTE	6	Memory I	Memory Module Configuration indicator	
01h	Length	BYTE	0Ch			
02h	Handle	WORD	Varies			
04h	Socket	BYTE	STRING	String nu	mber for reference designation	
	Designation			EXAMPLE	E: 'J202',0	
05h	Bank Connections	BYTE	Varies	Each nibb connection	ble indicates a bank (RAS#) connection; Fh means no on.	
				EXAMPLE: If banks 1 & 3 (RAS# 1 & 3) were connected to a SIMM socket the byte for that socket would be 13h. If only bank 2 (RAS 2) were connected, the byte for that socket would be 2Fh.		
06h	Current Speed	BYTE	Varies	Speed of the memory module, in ns (for example, 70d for a 70ns module) If the speed is unknown, the field is set to 0.		
07h	Current Memory Type	WORD	Bit Field	See 7.7.1.		
09h	Installed Size	BYTE	Varies	See 7.7.2.		
0Ah	Enabled Size	BYTE	Varies	See 7.7.2	2.	
0Bh	Error Status	BYTE	Varies	Bits 7:3	Reserved, set to 0s	
				Bit 2	If set, the Error Status information should be obtained from the event log; bits 1and 0 are reserved.	
				Bit 1	Correctable errors received for the module, if set. This bit is reset only during a system reset.	
				Bit 0	Uncorrectable errors received for the module, if set. All or a portion of the module has been disabled. This bit is only reset on power-on.	

1228

1229

1233

1234

1235

1236

1237 1238

1239

## 7.7.1 Memory Module Information — Memory Types

Table 34 shows the bit-field that describes the physical characteristics of the memory modules that are supported by (and currently installed in) the system.

Table 34 – Memory Module Information: Memory Types

Word Bit Position	Meaning
Bit 0	Other
Bit 1	Unknown
Bit 2	Standard
Bit 3	Fast Page Mode
Bit 4	EDO
Bit 5	Parity
Bit 6	ECC
Bit 7	SIMM
Bit 8	DIMM
Bit 9	Burst EDO
Bit 10	SDRAM
Bits 11:15	Reserved, must be zero

# 7.7.2 Memory Module Information — Memory Size

The Size fields of the Memory Module Configuration Information structure define the amount of memory currently installed (and enabled) in a memory-module connector. Table 35 shows the meaning of the bytes and bits in the Memory Size field.

The *Installed Size* fields identify the size of the memory module that is installed in the socket, as determined by reading and correlating the module's presence-detect information. If the system does not support presence-detect mechanisms, the *Installed Size* field is set to 7Dh to indicate that the installed size is not determinable. The *Enabled Size* field identifies the amount of memory currently enabled for the system's use from the module. If a module is known to be installed in a connector, but all memory in the module has been disabled due to error, the *Enabled Size* field is set to 7Eh.

Table 35 – Memory Module Information: Memory Size field

Byte Bit Range	Meaning
Bits 0:6	Indicates size (n), where 2**n is the size in MiB, with the following special-case values:
	7Dh Not determinable (Installed Size only)
	7Eh Module is installed, but no memory has been enabled
	7Fh Not installed
Bit 7	Defines whether the memory module has a single- (0) or double-bank (1) connection

### 7.7.3 Memory subsystem example

1240

1241

1242

1243

1244

1245

A system utilizes a memory controller that supports up to four 32 MiB 5 V 70 ns parity SIMMs. The memory module sockets are used in pairs A1/A2 and B1/B2 to provide a 64-bit data path to the CPU. No mechanism is provided by the system to read the SIMM IDs. RAS-0 and -1 are connected to the front-and back-size banks of the SIMMs in the A1/A2 sockets and RAS-2 and -3 are similarly connected to the B1/B2 sockets. The current installation is an 8 MiB SIMM in sockets A1 and A2, 16 MiB total.

```
; Memory Controller Information
db 23
             ; Length = 15 + 2*4
             ; Memory Controller Handle
dw 14
db 4
             ; 8-bit parity error detection
db 00000100b; No error correction provided
db 03h
             ; 1-way interleave supported
db 03h
             ; 1-way interleave currently used
db 5
             ; Maximum memory-module size supported is 32 MiB (2**5)
dw 00000100b; Only 70ns SIMMs supported
dw 00A4h
             ; Standard, parity SIMMs supported
db 00000001b; 5V provided to each socket
db 4
             ; 4 memory-module sockets supported
             ; 1st Memory Module Handle
dw 15
dw 16
dw 17
dw 18
             ; 4th ...
dw 0000h
             ; End-of-structure termination
db 6
             ; Memory Module Information
db 0Ch
dw 15
             ; Handle
db 1
             ; Reference Designation string #1
db 01h
             ; Socket connected to RAS-0 and RAS-1
db 00000010b; Current speed is Unknown, since can't read SIMM IDs
db 00000100b; Upgrade speed is 70ns, since that's all that's
          ; supported
dw 00A4h
             ; Current SIMM must be standard parity
db 7Dh
             ; Installed size indeterminable (no SIMM IDs)
db 83h
             ; Enabled size is double-bank 8MB (2**3)
db 0
             ; No errors
db "A1",0
             ; String#1: Reference Designator
            ; End-of-strings
db 0
```

```
db 6
             ; Memory Module Information
db 0Ch
dw 16
             ; Handle
db 1
             ; Reference Designation string #1
db 01h
             ; Socket connected to RAS-0 and RAS-1
db 0
             ; Current speed is Unknown, since can't read SIMM IDs
dw 00A4h
             ; Current SIMM must be standard parity
db 7Dh
             ; Installed size indeterminable (no SIMM IDs)
db 83h
             ; Enabled size is double-bank 8MB (2**3)
db 0
             ; No errors
db "A2",0
             ; String#1: Reference Designator
db 0
             ; End-of-strings
db 6
             ; Memory Module Information
db 0Ch
dw 17
             ; Handle
db 1
             ; Reference Designation string #1
             ; Socket connected to RAS-2 and RAS-3
db 23h
             ; Current speed is Unknown, since can't read SIMM IDs
db 0
dw 0001h
             ; Nothing appears to be installed (Other)
db 7Dh
             ; Installed size indeterminable (no SIMM IDs)
db 7Fh
             ; Enabled size is 0 (nothing installed)
db 0
             ; No errors
db "B1",0
             ; String#1: Reference Designator
db 0
             ; End-of-strings
db 6
             ; Memory Module Information
db 0Ch
dw 18
             ; Handle
db 1
             ; Reference Designation string #1
db 23h
             ; Socket connected to RAS-2 and RAS-3
db 0
             ; Current speed is Unknown, since can't read SIMM IDs
dw 0001h
             ; Nothing appears to be installed (Other)
db 7Dh
             ; Installed size indeterminable (no SIMM IDs)
db 7Fh
             ; Enabled size is 0 (nothing installed)
db 0
             ; No errors
db "B2",0
             ; String#1: Reference Designator
db 0
             ; End-of-strings
```

#### 7.8 Cache Information (Type 7)

1246

1247

1248

1249

1250

As Table 36 shows, the information in this structure defines the attributes of CPU cache device in the system. One structure is specified for each such device, whether the device is internal to or external to the CPU module. Cache modules can be associated with a processor structure in one or two ways depending on the SMBIOS version; see 7.5 and 7.15 for more information.

# Table 36 - Cache Information (Type 7) structure

Offset	Spec. Version	Name	Length	Value	Descriptio	n
00h	2.0+	Туре	BYTE	7	Cache Info	rmation indicator
01h	2.0+	Length	BYTE	Varies	Value is 0Fh for version 2.0 implementations, 13h for version 2.1, or 1Bh for version 3.1.	
02h	2.0+	Handle	WORD	Varies		
04h	2.0+	Socket Designation	BYTE	STRING	String num	ber for reference designation
					EXAMPLE: "	CACHE1", 0
05h	2.0+	Cache Configuration	WORD	Varies	Bits 15:10	Reserved, must be zero
					Bits 9:8	Operational Mode
						00b – Write Through
						01b – Write Back
						10b – Varies with Memory Address
						11b – Unknown
					Bit 7	Enabled/Disabled (at boot time)
						1b – Enabled
						0b – Disabled
					Bits 6:5	Location, relative to the CPU module:
						00b – Internal
						01b – External
						10b – Reserved
						11b – Unknown
					Bit 4	Reserved, must be zero
					Bit 3	Cache Socketed (e.g., Cache on a Stick)
						1b – Socketed
						0b - Not Socketed
					Bits 2:0	Cache Level – 1 through 8 (For example, an L1 cache would use value 000b and an L3 cache would use 010b.)
07h	2.0+	Maximum Cache Size	WORD	Varies	Maximum s	size that can be installed
					Bit 15	Granularity
					0	– 1K granularity
					1	– 64K granularity
					Bits 14:0 N	lax size in given granularity
					See 7.8.1.	
09h	2.0+	Installed Size	WORD	Varies	Same format as Max Cache Size field; set to 0 if no cache is installed	
					See 7.8.1.	
0Bh	2.0+	Supported SRAM Type	WORD	Bit Field	See 7.8.2.	
0Dh	2.0+	Current SRAM Type	WORD	Bit Field	See 7.8.2.	
	I	l	I	1	I .	

1259

1261

Offset	Spec. Version	Name	Length	Value	Description
0Fh	2.1+	Cache Speed	BYTE	Varies	Cache module speed, in nanoseconds The value is 0 if the speed is unknown.
10h	2.1+	Error Correction Type	BYTE	ENUM	Error-correction scheme supported by this cache component; see 7.8.3
11h	2.1+	System Cache Type	BYTE	ENUM	Logical type of cache; see 7.8.4
12h	2.1+	Associativity	BYTE	ENUM	Associativity of the cache; see 7.8.5
13h	3.1+	Maximum Cache Size 2	DWOR D	Bit Field	If this field is present, for cache sizes of 2047 MiB or smaller the value in the Max size in given granularity portion of the field equals the size given in the corresponding portion of the Maximum Cache Size field, and the Granularity bit matches the value of the Granularity bit in the Maximum Cache Size field.  For Cache sizes greater than 2047 MiB, the Maximum Cache Size field is set to FFFFh and the Maximum Cache Size 2 field is present, the Granularity bit is set to 1b, and the size set as required; see 7.8.1.  Bit 31 Granularity  0 – 1K granularity  1 – 64K granularity (always 1b for cache sizes >2047 MiB)  Bits 30:0 Max size in given granularity
17h	3.1+	Installed Cache Size 2	DWOR D	Bit Field	Same format as <i>Maximum Cache Size 2</i> field; Absent or set to 0 if no cache is
					installed.
					See 7.8.1.

#### 7.8.1 Cache Information — Maximum Cache Size and Installed Size

For multi-core processors, the cache size for the different levels of the cache (L1, L2, L3) is the total amount of cache per level per processor socket. The cache size is independent of the core count. For example, the cache size is 2 MiB for both a dual core processor with a 2 MiB L3 cache shared between the cores and a dual core processor with 1 MiB L3 cache (non-shared) per core.

See the descriptions of the *Maximum Cache Size 2* and *Installed Cache 2* fields for information on representing cache sizes >2047MB.

#### 7.8.2 Cache Information — SRAM Type

1260 Table 37 shows the values for the Cache Information — SRAM Type field.

Table 37 - Cache Information: SRAM Type field

Word Bit Position	Meaning
Bit 0	Other
Bit 1	Unknown
Bit 2	Non-Burst
Bit 3	Burst

Bit 4	Pipeline Burst
Bit 5	Synchronous
Bit 6	Asynchronous
Bits 7:15	Reserved, must be zero

## 1262 7.8.3 Cache Information — Error Correction Type

1263 Table 38 shows the values for the Cache Information — Error Correction Type field.

1264 Table 38 – Cache Information: Error Correction Type field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	None
04h	Parity
05h	Single-bit ECC
06h	Multi-bit ECC

## 7.8.4 Cache Information — System Cache Type

1265

1272

1266 Table 39 shows the values for the Cache Information — System Cache Type field.

The cache type for a cache level (L1, L2, L3, ...) is type 03h (Instruction) when all the caches at that level are Instruction caches. The cache type for a specific cache level (L1, L2, L3, ...) is type 04h (Data) when all the caches at that level are Data caches. The cache type for a cache level (L1, L2, L3, ...) is type 05h (Unified) when the caches at that level are a mix of Instruction and Data caches.

1271 NOTE See 6.3 for the CIM properties associated with this enumerated value.

Table 39 - Cache Information: System Cache Type Field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Instruction
04h	Data
05h	Unified

#### 1273 **7.8.5 Cache Information — Associativity**

1274 Table 40 shows the values for the Cache Information — Associativity field.

1275 NOTE See 6.3 for the CIM properties associated with this enumerated value.

1278

1279 1280

1281

Table 40 - Cache Information: Associativity field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Direct Mapped
04h	2-way Set-Associative
05h	4-way Set-Associative
06h	Fully Associative
07h	8-way Set-Associative
08h	16-way Set-Associative
09h	12-way Set-Associative
0Ah	24-way Set-Associative
0Bh	32-way Set-Associative
0Ch	48-way Set-Associative
0Dh	64-way Set-Associative
0Eh	20-way Set-Associative

# 1277 **7.9 Port Connector Information (Type 8)**

As Table 41 shows, the information in this structure defines the attributes of a system port connector (for example, parallel, serial, keyboard, or mouse ports). The port's type and connector information are provided. One structure is present for each port provided by the system.

#### Table 41 – Port Connector Information (Type 8) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	8	Connector Information indicator
01h	Length	BYTE	9h	
02h	Handle	WORD	Varies	
04h	Internal Reference Designator	BYTE	STRING	String number for Internal Reference Designator, that is, internal to the system enclosure
				EXAMPLE: 'J101', 0
05h	Internal Connector Type	BYTE	ENUM	Internal Connector type See 7.9.2.
06h	External Reference Designator	BYTE	STRING	String number for the External Reference Designation external to the system enclosure
				EXAMPLE: 'COM A', 0
07h	External Connector Type	BYTE	ENUM	External Connector type See 7.9.2.
08h	Port Type	BYTE	ENUM	Describes the function of the port See 7.9.3.

## 7.9.1 Port Information example

1282

1300

1302

The following structure shows an example where a DB-9 Pin Male connector on the System Back panel (COM A) is connected to the System Board through a 9-Pin Dual Inline connector (J101).

```
1285
       db 8
                    ; Indicates Connector Type
1286
       db 9h
                  ; Length
1287
       dw ?
                   ; Reserved for handle
1288
       db 01h
                   ; String 1 - Internal Reference Designation
1289
       db 18h
                   ; 9 Pin Dual Inline
1290
       db 02h
                  ; String 2 - External Reference Designation
1291
       db 08h
                   ; DB-9 Pin Male
1292
       db 09h
                  ; 16550A Compatible
1293
       db 'J101',0 ; Internal reference
1294
       db 'COM A', 0 ; External reference
1295
       db 0
```

1296 If an External Connector is not used (as in the case of a CD-ROM Sound connector), the *External*1297 *Reference Designator* and the *External Connector Type* should be set to zero. If an Internal Connector is
1298 not used (as in the case of a soldered-on Parallel Port connector that extends outside of the chassis), the
1299 *Internal Reference Designation* and *Connector Type* should be set to zero.

#### 7.9.2 Port Information — Connector Types

1301 Table 42 shows the values of the bytes in the Port Information — Connector Types field.

Table 42 – Port Information: C	Connector Types Field
--------------------------------	-----------------------

Byte Value	Meaning
00h	None
01h	Centronics
02h	Mini Centronics
03h	Proprietary
04h	DB-25 pin male
05h	DB-25 pin female
06h	DB-15 pin male
07h	DB-15 pin female
08h	DB-9 pin male
09h	DB-9 pin female
0Ah	RJ-11
0Bh	RJ-45
0Ch	50-pin MiniSCSI
0Dh	Mini-DIN
0Eh	Micro-DIN
0Fh	PS/2
10h	Infrared
11h	HP-HIL
12h	Access Bus (USB)
13h	SSA SCSI

Byte Value	Meaning	
14h	Circular DIN-8 male	
15h	Circular DIN-8 female	
16h	On Board IDE	
17h	On Board Floppy	
18h	9-pin Dual Inline (pin 10 cut)	
19h	25-pin Dual Inline (pin 26 cut)	
1Ah	50-pin Dual Inline	
1Bh	68-pin Dual Inline	
1Ch	On Board Sound Input from CD-ROM	
1Dh	Mini-Centronics Type-14	
1Eh	Mini-Centronics Type-26	
1Fh	Mini-jack (headphones)	
20h	BNC	
21h	1394	
22h	SAS/SATA Plug Receptacle	
23h	USB Type-C Receptacle	
A0h	PC-98	
A1h	PC-98Hireso	
A2h	PC-H98	
A3h	PC-98Note	
A4h	PC-98Full	
FFh	Other – Use Reference Designator Strings to supply information.	

# 1303 **7.9.3 Port Types**

1304 Table 43 shows the values for the Port Types field.

1305 Table 43 – Port Types field

Byte Value	Meaning
00h	None
01h	Parallel Port XT/AT Compatible
02h	Parallel Port PS/2
03h	Parallel Port ECP
04h	Parallel Port EPP
05h	Parallel Port ECP/EPP
06h	Serial Port XT/AT Compatible
07h	Serial Port 16450 Compatible
08h	Serial Port 16550 Compatible
09h	Serial Port 16550A Compatible
0Ah	SCSI Port
0Bh	MIDI Port
0Ch	Joy Stick Port
0Dh	Keyboard Port

Byte Value	Meaning
0Eh	Mouse Port
0Fh	SSA SCSI
10h	USB
11h	FireWire (IEEE P1394)
12h	PCMCIA Type I <sup>2</sup>
13h	PCMCIA Type II
14h	PCMCIA Type III
15h	Card bus
16h	Access Bus Port
17h	SCSI II
18h	SCSI Wide
19h	PC-98
1Ah	PC-98-Hireso
1Bh	PC-H98
1Ch	Video Port
1Dh	Audio Port
1Eh	Modem Port
1Fh	Network Port
20h	SATA
21h	SAS
22h	MFDP (Multi-Function Display Port)
23h	Thunderbolt
A0h	8251 Compatible
A1h	8251 FIFO Compatible
0FFh	Other

# 1306 **7.10 System Slots (Type 9)**

1307

1308

1309

As Table 44 shows, the information in this structure defines the attributes of a system slot. One structure is provided for each slot in the system.

Table 44 - System Slots (Type 9) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.0+	Туре	BYTE	9	System Slot Structure indicator
01h	2.0+	Length	BYTE	Varies	0Ch for version 2.0 implementations
					0Dh for versions 2.1 to 2.5
					11h for versions 2.6 to 3.1.1
					Minimum of 11h for version 3.2 and later.

<sup>&</sup>lt;sup>2</sup> Prior to version 2.7.1, this specification incorrectly described this value as "PCMCIA Type II".

Offset	Spec. Version	Name	Length	Value	Description
02h	2.0+	Handle	WORD	Varies	
04h	2.0+	Slot Designation	BYTE	STRING	String number for reference designation EXAMPLE: 'PCI-1',0
05h	2.0+	Slot Type	BYTE	ENUM	See 7.10.1.
06h	2.0+	Slot Data Bus Width	BYTE	ENUM	See 7.10.2.
07h	2.0+	Current Usage	BYTE	ENUM	See 7.10.3.
08h	2.0+	Slot Length	BYTE	ENUM	See 7.10.4.
09h	2.0+	Slot ID	WORD	Varies	See 7.10.5.
0Bh	2.0+	Slot Characteristics 1	BYTE	Bit Field	See 7.10.6.
0Ch	2.1+	Slot Characteristics 2	BYTE	Bit Field	See 7.10.7.
0Dh	2.6+	Segment Group Number (Base)	WORD	Varies	See 7.10.8.
0Fh	2.6+	Bus Number (Base)	BYTE	Varies	See 7.10.9.
10h	2.6+	Device/Function	BYTE	Bit field	Bits 7:3 – device number
		Number (Base)			Bits 2:0 – function number
					See 7.10.8.
11h	3.2	Data Bus Width (Base)	BYTE	Varies	Indicate electrical bus width of base Segment/Bus/Device/Function/Width
12h	3.2	Peer (S/B/D/F/Width) grouping count (n)	BYTE	Varies	Number of peer Segment/Bus/Device/Function/Width groups that follow. Zero if no peer groups.
13h	3.2	Peer (S/B/D/F/Width) groups	5*n BYTES	Varies	Peer Segment/Bus/Device/Function/Width present in the slot; see 7.10.9. This field is absent (not empty) if there are no peer groups (n=0).
13h + 5*n	3.4	Slot Information	BYTE	Varies	See 7.10.10.
14h + 5*n	3.4	Slot Physical Width	BYTE	Varies	See 7.10.11.
15h + 5*n	3.4	Slot Pitch	WORD	Varies	See 7.10.12.
17h + 5*n	3.5	Slot Height	BYTE	Varies	See 7.10.13

# 7.10.1 System Slots — Slot Type

1311 Table 45 shows the values of the System Slots — Slot Type field.

Table 45 – System Slots: Slot Type field

02h I 03h I 04h I	Other Unknown ISA MCA EISA	
03h I 04h I	ISA MCA EISA	
04h <b>I</b>	MCA EISA	
	EISA	
05h		
06h F	PCI	
07h F	PC Card (PCMCIA)	
08h \	VL-VESA	
09h F	Proprietary	
	Processor Card Slot	
+	Proprietary Memory Card Slot	
	I/O Riser Card Slot	
	NuBus	
	PCI – 66MHz Capable	
	AGP	
	AGP 2X	
	AGP 4X	
	PCI-X	
	AGP 8X	
	M.2 Socket 1-DP (Mechanical Key A)	
	M.2 Socket 1-SD (Mechanical Key E)  M.2 Socket 2 (Mechanical Key B)	
	M.2 Socket 3 (Mechanical Key M)	
	MXM Type I	
	MXM Type II	
1Ah	MXM Type III (standard connector)	
1Bh r	MXM Type III (HE connector)	
1Ch	MXM Type IV	
1Dh I	MXM 3.0 Type A	
1Eh I	MXM 3.0 Type B	
1Fh	PCI Express Gen 2 SFF-8639 (U.2)	
20h	PCI Express Gen 3 SFF-8639 (U.2)	
	PCI Express Mini 52-pin (CEM spec. 2.0) with bottom-side keep-outs. Use <i>Slot Length</i> field value 03h (short length) for "half-Mini card"-only support, 04h (long length) for "full-Mini card" or dual support.	
	PCI Express Mini 52-pin (CEM spec. 2.0) without bottom-side keep-outs. Use <i>Slot Length</i> field value 03h (short length) for "half-Mini card"-only support, 04h (long length) for "full-Mini card" or dual support.	
23h [	PCI Express Mini 76-pin (CEM spec. 2.0) Corresponds to Display-Mini card.	
24h [	PCI Express Gen 4 SFF-8639 (U.2)	

Byte Value	Meaning
25h	PCI Express Gen 5 SFF-8639 (U.2)
26h	OCP NIC 3.0 Small Form Factor (SFF)
27h	OCP NIC 3.0 Large Form Factor (LFF)
28h	OCP NIC Prior to 3.0
30h	CXL Flexbus 1.0 (deprecated, see note below)
A0h	PC-98/C20
A1h	PC-98/C24
A2h	PC-98/E
A3h	PC-98/Local Bus
A4h	PC-98/Card
A5h	PCI Express (see note below)
A6h	PCI Express x1
A7h	PCI Express x2
A8h	PCI Express x4
A9h	PCI Express x8
AAh	PCI Express x16
ABh	PCI Express Gen 2 (see note below)
ACh	PCI Express Gen 2 x1
ADh	PCI Express Gen 2 x2
AEh	PCI Express Gen 2 x4
AFh	PCI Express Gen 2 x8
B0h	PCI Express Gen 2 x16
B1h	PCI Express Gen 3 (see note below)
B2h	PCI Express Gen 3 x1
B3h	PCI Express Gen 3 x2
B4h	PCI Express Gen 3 x4
B5h	PCI Express Gen 3 x8
B6h	PCI Express Gen 3 x16
B8h	PCI Express Gen 4 (see note below)
B9h	PCI Express Gen 4 x1
BAh	PCI Express Gen 4 x2
BBh	PCI Express Gen 4 x4
BCh	PCI Express Gen 4 x8
BDh	PCI Express Gen 4 x16
BEh	PCI Express Gen 5 (see note below)
BFh	PCI Express Gen 5 x1
C0h	PCI Express Gen 5 x2
C1h	PCI Express Gen 5 x4
C2h	PCI Express Gen 5 x8
C3h	PCI Express Gen 5 x16

SMBIOS Specification DSP0134

Byte Value	Meaning
C4h	PCI Express Gen 6 and Beyond (see Slot Information and Slot Physical Width fields for more details)
C5h	Enterprise and Datacenter 1U E1 Form Factor Slot (EDSFF E1.S, E1.L)
	E1 slot length is reported in Slot Length field (see subclause 7.10.4).
	E1 slot pitch is reported in <i>Slot Pitch</i> field (see subclause 7.10.12).
	See specifications SFF-TA-1006 and SFF-TA-1007 for more details on values for slot length and pitch.
C6h	Enterprise and Datacenter 3" E3 Form Factor Slot (EDSFF E3.S, E3.L)
	E3 slot length is reported in <i>Slot Length</i> field (see subclause 7.10.4).
	E3 slot pitch is reported in <i>Slot Pitch</i> field (see subclause 7.10.12).
	See specification SFF-TA-1008 for details on values for slot length and pitch.

NOTES Slot types A5h, ABh, B1h, B8h, and BEh should be used only for PCI Express slots where the physical width is identical to the electrical width; in that case the *System Slots – Slot Data Bus Width* field specifies the width. Other PCI Express slot types (A6h-AAh, ACh-B0h, B2h-B6h, B9h-BDh, BFh-C3h) should be used to describe slots where the physical width is different from the maximum electrical width; in these cases the width indicated in this field refers to the physical width of the slot, while electrical width is described in the *System Slots – Slot Data Bus Width* field.

- 1319 Although not expressly defined in the table above, slot types A5h through AAh are PCI Express Generation 1 values.

  1320 CXL Flexbus-capable slots can be described in Table 51 Slot Characteristics 2 (subclause 7.10.7), Bits[6:5] for any
- PCle Gen 5 or above (all lengths) slot types. For example, if Slot Type is PCle Gen 5 x4 and bit 5 of Slot
- 1322 Characteristics 2 is set, this indicates a CXL 1.0-capable x4 slot that can operate at PCle Gen 5 data rate.

## 7.10.2 System Slots — Slot Data Bus Width

- NOTE See 6.3 for the CIM properties associated with this enumerated value.
- 1325 Table 46 shows the values for the *System Slots Slot Data Bus Width* field. Slot Data Bus Width
- meanings of type "n bit" are for parallel buses such as PCI. Slot Data Bus Width meanings of type "nx or
- 1327 xn" are for serial buses such as PCI Express.
- NOTE For PCI Express, width refers to the maximum supported electrical width of the "data bus"; physical slot width
- is described in System Slots Slot Type, and the actual link width resulting from PCI Express link training can be
- read from configuration space.

1323

1331

Table 46 - System Slots: Slot Width field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	8 bit
04h	16 bit
05h	32 bit
06h	64 bit
07h	128 bit
08h	1x or x1
09h	2x or x2
0Ah	4x or x4
0Bh	8x or x8
0Ch	12x or x12

Byte Value	Meaning
0Dh	16x or x16
0Eh	32x or x32

## 1332 7.10.3 System Slots — Current Usage

1333 Table 47 shows the values of the System Slots — Current Usage field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

1335 Table 47 – System Slots: Current Usage field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Available
04h	In use
05h	Unavailable
	For example, connected to a processor that is not installed.

## 7.10.4 System Slots — Slot Length

1337 Table 48 shows the values of the System Slots — Slot Length field.

1338 Table 48 – System Slots: Slot Length field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Short Length
04h	Long Length
05h	2.5" drive form factor
06h	3.5" drive form factor

1339 For EDSFF E1.S slots, use "short length." For EDSFF E1.L slots, use "long length."

1340 For EDSFF E3.S slots, use "short length." For EDSFF E3.L slots, use "long length."

## **7.10.5 System Slots — Slot ID**

The Slot ID field of the System Slot structure provides a mechanism to correlate the physical attributes of

the slot to its logical access method (which varies based on the *Slot Type* field). The *Slot ID* field has

meaning only for the slot types that Table 49 describes.

Table 49 - System Slots: Slot ID

Slot Type	Slot ID Field Meaning				
MCA	Identifies the logical Micro Channel slot number, in the range 1 to 15, in offset 09h. Offset 0Ah is set to 0.				
EISA	Identifies the logical EISA slot number, in the range 1 to 15, in offset 09h. Offset 0Ah is set to 0.				
PCI, AGP, PCI-X, PCI Express, OCP, M.2,	On a system that supports ACPI, identifies the value returned in the _SUN object for this slot				
U.2, EDSFF E1/E3	On a system that supports the <u>PCI IRQ Routing Table Specification</u> , identifies the value present in the Slot Number field of the PCI Interrupt Routing table entry that is associated with this slot, in offset 09h—offset 0Ah is set to 0. The table is returned by the "Get PCI Interrupt Routing Options" PCI BIOS function call and provided directly in the <u>PCI IRQ Routing Table Specification</u> (\$PIRQ). Software can determine the PCI bus number and device associated with the slot by matching the "Slot ID" to an entry in the routing-table and ultimately determine what device is present in that slot.				
	NOTE: This definition also applies to the 66 MHz-capable PCI slots.				
PCMCIA	Identifies the Adapter Number (offset 09h) and Socket Number (offset 0Ah) to be passed to PCMCIA Socket Services to identify this slot.				

## 1346 7.10.6 Slot Characteristics 1

Table 50 shows the values for the Slot Characteristics 1 field.

### 1348 Table 50 – Slot Characteristics 1 field

BYTE Bit Position	Meaning if Set					
Bit 0	Characteristics unknown.					
Bit 1	Provides 5.0 volts.					
Bit 2	Provides 3.3 volts.					
Bit 3	Slot's opening is shared with another slot (for example, PCI/EISA shared slot).					
Bit 4	PC Card slot supports PC Card-16.					
Bit 5	PC Card slot supports CardBus.					
Bit 6	PC Card slot supports Zoom Video.					
Bit 7	PC Card slot supports Modem Ring Resume.					

## 7.10.7 Slot Characteristics 2

Table 51 shows the values for the Slot Characteristics 2 field.

### 1351 Table 51 – Slot Characteristics 2

BYTE Bit Position	Meaning if Set
Bit 0	PCI slot supports Power Management Event (PME#) signal.
Bit 1	Slot supports hot-plug devices.
Bit 2	PCI slot supports SMBus signal.

BYTE Bit Position	Meaning if Set
Bit 3	PCIe slot supports bifurcation. This slot can partition its lanes into two or more PCIe devices plugged into the slot.
	NOTE: This field does not indicate complete details on what levels of bifurcation are supported by the slot, but only that the slot supports some level of bifurcation.
Bit 4	Slot supports async/surprise removal, such as removal without prior notification to the operating system, device driver, or applications.
Bit 5	Flexbus slot, CXL 1.0 capable
Bit 6	Flexbus slot, CXL 2.0 capable
Bit 7	Flexbus slot, CXL 3.0 capable

## 7.10.8 Segment Group Number, Bus Number, Device/Function Number

- For slots that are not of the PCI, AGP, PCI-X, or PCI-Express type that do not have bus/device/function
- 1354 information, 0FFh should be populated in the fields of Segment Group Number, Bus Number,
- 1355 Device/Function Number.
- 1356 Segment Group Number is defined in the <u>PCI Firmware Specification</u>. The value is 0 for a single-segment
- topology.

1352

1366

1367

- 1358 For PCI Express slots, Bus Number and Device/Function Number See the endpoint in the slot, not the
- 1359 upstream switch.

#### 1360 **7.10.9 Peer Devices**

- Because some slots can be partitioned into smaller electrical widths, additional peer device
- 1362 Segment/Bus/Device/Function are defined. These peer groups are defined in Table 52. The base device
- 1363 is the lowest ordered Segment/Bus/Device/Function and is listed first (offsets 0Dh-11h). Peer devices are
- 1364 listed in the peer grouping section.
- 1365 This definition does not cover child devices, such as devices behind a PCIe bridge in the slot.

#### Table 52 - System Slots: Peer Segment/Bus/Device/Function/Width Groups

Offset	Name	Length	Value	Description
00h	Segment Group Number (Peer)	WORD	Varies	See 7.10.8.
02h	Bus Number (Peer)	BYTE	Varies	See 7.10.8.
03h	Device/Function Number	BYTE	Bit	Bits 7:3 – Device Number
	(Peer)		field	Bits 2:0 – Function Number
				See 7.10.8.
04h	Data bus width (Peer)	BYTE	Varies	Indicates electrical bus width of peer Segment/Bus/Device/Function.

## 7.10.10 System Slots — Slot Information

- 1368 The contents of this field depend on what is contained in the *Slot Type* field.
- For *Slot Type* of C4h this field must contain the numeric value of the PCI Express Generation, such as Gen6 would be 06h.

SMBIOS Specification DSP0134

- 1371 For other PCI Express *Slot Types*, this field may be used but it is not required. If not used, it should be set
- 1372 to 00h.
- 1373 For all other *Slot Types*, this field should be set to 00h.
- 7.10.11 System Slots Slot Physical Width
- 1375 This field indicates the physical width of the slot whereas *Slot Data Bus Width* (offset 06h) indicates the
- 1376 electrical width of the slot.
- 1377 The possible values of both fields are listed in Table 46 System Slots: Slot Width field.
- 1378 7.10.12 System Slots Slot Pitch
- 1379 The Slot Pitch field contains a numeric value that indicates the pitch of the slot in 1/100 millimeter units.
- 1380 The pitch is defined by each slot/card specification, but typically describes add-in card to add-in card
- 1381 pitch.

1388

- For EDSFF slots, the pitch is defined in SFF-TA-1006 table 7.1, SFF-TA-1007 table 7.1 (add-in card to
- add-in card pitch), and SFF-TA-1008 table 6-1 (SSD to SSD pitch).
- 1384 For example, if the pitch for the slot is 12.5 mm, the value 1250 would be used.
- 1385 A value of 0 implies that the slot pitch is not given or is unknown.
- 1386 7.10.13 System Slots Slot Height
- 1387 This field indicates the maximum supported card height for the slot.

#### Table 53 - System Slots - Slot Height

Byte Value	Meaning
00h	Not applicable
01h	Other
02h	Unknown
03h	Full height
04h	Low-profile

## 7.11 On Board Devices Information (Type 10, Obsolete)

- 1390 NOTE This structure is obsolete starting with version 2.6 of this specification; the Onboard Devices Extended
- 1391 Information (Type 41) structure should be used instead (see 7.42). Firmware providers can choose to implement both
- 1392 types to allow existing SMBIOS browsers to properly display the system's onboard devices information.
- 1393 Table 54 shows this structure. The information in this structure defines the attributes of devices that are
- 1394 onboard (soldered onto) a system element, usually the baseboard. In general, an entry in this table
- implies that the firmware has some level of control over the enabling of the associated device for use by
- 1396 the system.
- NOTE Because this structure was originally defined with the Length implicitly defining the number of devices present,
- 1398 no further fields can be added to this structure without adversely affecting existing software's ability to properly parse
- 1399 the data. Thus, if additional fields are required for this structure type, a brand-new structure must be defined to add a
- device count field, carry over the existing fields, and add the new information.

#### **DSP0134**

1401

1404

1406

1408

1409

1410

Table 54 - On Board Devices Information (Type 10, Obsolete) structure

Offset	Name	Length	Value	Description	
00h	Туре	BYTE	10	On Board Devices Information indicator	
01h	Length	BYTE	Varies	Computed by the firmware as 4 + 2 * (Number of Devices). The user of this structure determines the number of devices as (Length - 4) / 2.	
02h	Handle	WORD	Varies		
4+2*(n- 1)	Device <sub>n</sub> Type, n ranges from 1 to Number of Devices	BYTE	Varies	Bit 7 Device Status 1 – Device Enabled 0 – Device Disabled Bits 6:0 Type of Device (see 7.11.1)	
5+2*(n- 1)	Description String	BYTE	STRING	String number of device description	

NOTE There may be a single structure instance containing the information for all onboard devices, or there may be a unique structure instance for each onboard device.

## 7.11.1 Onboard Device Types

Table 55 shows what the bytes mean for the Onboard Device Types field.

Table 55 - Onboard Device Types

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Video
04h	SCSI Controller
05h	Ethernet
06h	Token Ring
07h	Sound
08h	PATA Controller
09h	SATA Controller
0Ah	SAS Controller

# 1407 **7.12 OEM Strings (Type 11)**

Table 56 describes this structure. It contains free-form strings defined by the OEM. Examples are part numbers for system reference documents, contact information for the manufacturer, and so on.

Table 56 - OEM Strings (Type 11) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	11	OEM Strings indicator
01h	Length	BYTE	5h	
02h	Handle	WORD	Varies	
04h	Count	BYTE	Varies	Number of strings

SMBIOS Specification DSP0134

## **7.13 System Configuration Options (Type 12)**

Table 57 describes this structure. It contains information required to configure the baseboard's jumpers and switches.

1414 EXAMPLES:

1418

1421

1424

1425

```
"JP2: 1-2 Cache Size is 256K, 2-3 Cache Size is 512K"
"SW1-1: Close to Disable On Board Video"
```

1417 Table 57 – System Configuration Options (Type 12) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	12	Configuration Information indicator
01h	Length	BYTE	5h	
02h	Handle	WORD	Varies	
04h	Count	BYTE	Varies	Number of strings

## 7.14 Firmware Language Information (Type 13)

The information in this structure, which Table 58 shows, defines the installable language attributes of the platform firmware.

Table 58 – Firmware Language Information (Type 13) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.0+	Туре	BYTE	13	Language Information indicator
01h	2.0+	Length	BYTE	16h	
02h	2.0+	Handle	WORD	Varies	
04h	2.0+	Installable Languages	BYTE	Varies	Number of languages available Each available language has a description string. This field contains the number of strings that follow the formatted area of the structure.
05h	2.1+	Flags	BYTE	Bit Field	Bits 7:1 Reserved
					Bit 0 If set to 1, the Current Language strings use the abbreviated format. Otherwise, the strings use the long format. See below for details.
06h	2.0+	Reserved	15 BYTEs	0	Reserved for future use
015h	2.0+	Current Language	BYTE	STRING	String number (one-based) of the currently installed language

The strings describing the languages follow the *Current Language* byte. The format of the strings depends on the value present in bit 0 of the byte at offset 05h in the structure.

• If the bit is 0, each language string is in the form "ISO 639-1 Language Name | ISO 3166-1-alpha-2 Territory Name | Encoding Method." See Example 1.

- If the bit is 1, each language string consists of the two-character "ISO 639-1 Language Name" directly followed by the two-character "ISO 3166-1-alpha-2 Territory Name." See Example 2.
- 1428 NOTE See <u>ISO 639-1</u> and <u>ISO 3166-1</u> for additional information.

#### 1429 EXAMPLE 1: Firmware Language Information (Long Format)

```
1430
                       ; language information
1431
       db 16h
                       ; length
1432
       dw ??
                       ; handle
1433
       db 3
                       ; three languages available
1434
       db 0
                       ; use long-format for language strings
1435
       db 15 dup (0)
                              ; reserved
1436
                       ; current language is French Canadian
1437
       db 'en|US|iso8859-1',0 ; language 1 is US English
1438
       db 'fr|CA|iso8859-1',0
                                ; language 2 is French Canadian
1439
       db 'ja|JP|unicode',0 ; language 3 is Japanese
1440
       db 0
                       ; Structure termination
```

### 1441 EXAMPLE 2: Firmware Language Information (Abbreviated Format)

```
1442
       db 13
                       ; language information
1443
       db 16h
                      ; length
1444
       dw ??
                       ; handle
1445
       db 3
                      ; three languages available
1446
       db 01h
                      ; use abbreviated format for language strings
1447
       db 15 dup (0)
                            ; reserved
1448
       db 2
                      ; current language is French Canadian
1449
       db 'enUS',0
                        ; language 1 is US English
1450
       db 'frCA',0
                          ; language 2 is French Canadian
1451
       db 'jaJP',0
                        ; language 3 is Japanese
1452
                  ; Structure termination
```

### 7.15 Group Associations (Type 14)

1453

1454

1455

1456

1457

1458

1459

Table 59 shows the values for the Group Associations (Type 14) structure.

NOTE Because this structure was originally defined with the Length implicitly defining the number of items present, no further fields can be added to this structure without adversely affecting existing software's ability to properly parse the data. Thus, if additional fields are required for this structure type, a brand new structure must be defined to add an item count field, carry over the existing fields, and add the new information.

Table 59 – Group Associations (Type 14) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	14	Group Associations indicator
01h	Length	ВҮТЕ	Varies	Computed by the firmware as 5 + (3 bytes for each item in the group) The user of this structure determines the number of items as (Length - 5) / 3.
02h	Handle	WORD	Varies	
04h	Group Name	BYTE	STRING	String number of string describing the group

Offset	Name	Length	Value	Description
05h	Item Type	BYTE	Varies	Item (Structure) Type of this member
06h	Item Handle	WORD	Varies	Handle corresponding to this structure

- The Group Associations structure is provided for OEMs who want to specify the arrangement or hierarchy of certain components (including other Group Associations) within the system. For example, you can use
- the Group Associations structure to indicate that two CPUs share a common external cache system.
- 1463 These structures might look like the examples that Example 1 and Example 2 show.

#### 1464 EXAMPLE 1: First Group Association Structure

```
1465
       db 14 ; Group Association structure
1466
       db 11 ; Length
1467
       dw 28h; Handle
1468
       db 01h; String Number (First String)
1469
       db 04 ; CPU Structure
1470
       dw 08h; CPU Structure's Handle
1471
       db 07 ; Cache Structure
1472
       dw 09h; Cache Structure's Handle
1473
       db 'Primary CPU Module', 0
1474
       db 0
```

#### 1475 EXAMPLE 2: Second Group Association Structure

```
1476
       db 14 ; Group Association structure
1477
       db 11 ; Length
1478
       dw 29h; Handle
1479
       db 01h; String Number (First String)
1480
       db 04 ; CPU Structure
1481
       dw OAh; CPU Structure's Handle
1482
       db 07 ; Cache Structure
1483
       dw 09h; Cache Structure's Handle
1484
       db 'Secondary CPU Module', 0
1485
```

In the previous examples, CPU structures 08h and 0Ah are associated with the same cache, 09h. This relationship could also be specified as a single group, as Example 3 shows.

#### 1488 EXAMPLE 3:

```
1489
       db 14 ; Group Association structure
1490
       db 14; Length (5 + 3 * 3)
1491
       dw 28h; Structure handle for Group Association
1492
       db 1 ; String Number (First string)
1493
       db 4 ; 1st CPU
1494
       dw 08h; CPU Structure's Handle
1495
       db 4 ; 2nd CPU
1496
       dw OAh; CPU Structure's Handle
1497
       db 7 ; Shared cache
1498
       dw 09h; Cache Structure's Handle
1499
       db 'Dual-Processor CPU Complex', 0
1500
       db 0
```

1502

1503

1504 1505

1506

1507

1508

1509

1510

## 7.16 System Event Log (Type 15)

The presence of this structure within the SMBIOS data returned for a system indicates that the system supports an event log. See Table 60 for details. An event log is a fixed-length area within a non-volatile storage element, starting with a fixed-length (and vendor-specific) header record, followed by one or more variable-length log records. See 7.16.4 for more information.

An application can implement event-log change notification by periodically reading the System Event Log structure (by its assigned handle) and looking for a change in the *Log Change Token*. This token uniquely identifies the last time the event log was updated. When it sees the token changed, the application can retrieve the entire event log and determine the changes since the last time it read the event log.

Table 60 – System Event Log (Type 15) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.0+	Туре	BYTE	15	Event Log Type indicator
01h	2.0+	Length	ВУТЕ	Varies	Length of the structure, including the Type and Length fields The Length is 14h for version 2.0 implementations. For version 2.1 and higher implementations the length is computed by the BIOS as 17h+(x*y), where x is the value present at offset 15h and y is the value present at offset 16h.
02h	2.0+	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	2.0+	Log Area Length	WORD	Varies	Length, in bytes, of the overall event log area, from the first byte of header to the last byte of data
06h	2.0+	Log Header Start Offset	WORD	Varies	Defines the starting offset (or index) within the nonvolatile storage of the event-log's header, from the Access Method Address For single-byte indexed I/O accesses, the most-significant byte of the start offset is set to 00h.
08h	2.0+	Log Data Start Offset	WORD	Varies	Defines the starting offset (or index) within the nonvolatile storage of the event-log's first data byte, from the Access Method Address For single-byte indexed I/O accesses, the most-significant byte of the start offset is set to 00h.
					NOTE: The data directly follows any header information. Therefore, the header length can be determined by subtracting the Header Start Offset from the Data Start Offset.
0Ah	2.0+	Access Method	BYTE	Varies	Defines the Location and Method used by higher-level software to access the log area, one of:
					00h Indexed I/O: 1 8-bit index port, 1 8-bit data port. The Access Method Address field contains the 16-bit I/O addresses for the index and data ports. See 7.16.2.1 for usage details.
					01h Indexed I/O: 2 8-bit index ports, 1 8-bit data port. The Access Method Address field contains the 16-bit I/O address for the index and data ports. See 7.16.2.2 for usage details.

Offset	Spec. Version	Name	Length	Value	Description
			<u> </u>		02h Indexed I/O: 1 16-bit index port, 1 8-bit data port. The Access Method Address field contains the 16-bit I/O address for the index and data ports. See 7.16.2.3 for usage details.
					03h Memory-mapped physical 32-bit address. The Access Method Address field contains the 4-byte (Intel DWORD format) starting physical address.
					04h Available through General-Purpose NonVolatile Data functions.
					The Access Method Address field contains the 2-byte (Intel WORD format) GPNV handle.
					05h-7Fh Available for future assignment by this specification
					80h-FFh Firmware Vendor/OEM-specific
0Bh	2.0+	Log Status <sup>[1]</sup>	BYTE	Varies	Status of the system event-log:
					Bits 7:2 Reserved, set to 0s
					Bit 1 Log area full, if 1
					Bit 0 Log area valid, if 1
0Ch	2.0+	Log Change Token	DWORD	Varies	Unique token that is reassigned every time the event log changes Can be used to determine if additional events have occurred since the last time the log was read.
					Set to 00000000h if a Log Change Token is not implemented.
10h	2.0+	Access Method Address	DWORD	Varies	Address associated with the access method; the data present depends on the Access Method field value The area's format can be described by the following 1-byte-packed 'C' union:
					union
					{
					struct
					{
					short IndexAddr;
					short DataAddr;
					} IO;
					long PhysicalAddr32;
					short GPNVHandle;
					} AccessMethodAddress;
14h	2.1+	Log Header Format	BYTE	ENUM	Format of the log header area; see 7.16.5 for details
15h	2.1+	Number of Supported Log Type Descriptors (x)	BYTE	Varies	Number of supported event log type descriptors that follow If the value is 0, the list that starts at offset 17h is not present.

1512

1513

1514 1515

1516

1517

1518

1519

1520

1522

1529

1531

Offset	Spec. Version	Name	Length	Value	Description
16h	2.1+	Length of each Log Type Descriptor (y)	ВҮТЕ	2	Number of bytes associated with each type entry in the list below The value is currently "hard-coded" as 2, because each entry consists of two bytes. This field's presence enables future additions to the type list. Software that interprets the following list should not assume a list entry's length.
17h to 17h+(x*y))- 1	2.1+	List of Supported Event Log Type Descriptors	Varies	Varies	List of Event Log Type Descriptors (see 7.16.1), if the value specified in offset 15h is non-zero.

<sup>&</sup>lt;sup>1</sup> The Log Status and Log Change Token fields might not be up to date (dynamic) when the structure is accessed using the table interface.

## 7.16.1 Supported Event Log Type descriptors

Each entry consists of a 1-byte type field and a 1-byte data-format descriptor, as Table 61 shows. The presence of an entry identifies that the Log Type is supported by the system and the format of any variable data that accompanies the first bytes of the log's variable data — a specific log record might have more variable data than specified by its Variable Data Format Type.

Table 61 - Supported Event Log Type Descriptors

Offset	Name	Length	Value	Description
00h	Log Type	BYTE	ENUM	See 7.16.6.1 for list.
01h	Variable Data Format Type	BYTE	ENUM	See 7.16.6.2 for list.

#### 7.16.2 Indexed I/O Access method

This clause contains examples (in x86 assembly language) that detail the code that is required to access the "indexed I/O" event-log information.

### 7.16.2.1 One 8-bit Index, One 8-bit Data (00h)

- To access the event-log, the caller selects 1 of 256 unique data bytes by
  - 1) Writing the byte data-selection value (index) to the IndexAddr I/O address
- 1523 2) Reading or writing the byte data value to (or from) the *DataAddr* I/O address

```
1524
           mov
                  dx, IndexAddr
                                   ; Value from event-log structure
1525
           mov
                 al, WhichLoc
                                  ; Identify offset to be accessed
1526
           out
                 dx, al
1527
           mov
                 dx, DataAddr
                                   ; Value from event-log structure
1528
           in al, dx
                                   ; Read current value
```

## 7.16.2.2 Two 8-bit Index, One 8-bit Data (01h)

- 1530 To access the event-log, the caller selects 1 of 65536 unique data bytes by
  - 3) Writing the least-significant byte data-selection value (index) to the IndexAddr I/O address

SMBIOS Specification DSP0134

- 1532 4) Writing the most-significant byte data-selection value (index) to the (IndexAddr+1) I/O address
  - 5) Reading or writing the byte data value to (or from) the *DataAddr* I/O address

```
1534
                dx, IndexAddr
                                ; Value from event-log structure
           mov
1535
                ax, WhichLoc
                               ; Identify offset to be accessed
           mov
1536
           out dx, al
                                ;Select LSB offset
1537
           inc dx
1538
           xchg ah, al
1539
               dx, al
           out
                                ;Select MSB offset
1540
           mov dx, DataAddr
                               ; Value from event-log structure
1541
                                ;Read current value
           in al, dx
```

## 7.16.2.3 One 16-bit Index, One 8-bit Data (02h)

1533

1542

15431544

1545

1551

1552

1553

1554

1555

1556

1557 1558

1559

To access the event-log, the caller selects 1 of 65536 unique data bytes by

- 1) Writing the word data-selection value (index) to the IndexAddr I/O address
- 2) Reading or writing the byte data value to (or from) the DataAddr I/O address

```
1546 mov dx, IndexAddr ; Value from event-log structure
1547 mov ax, WhichLoc ; Identify offset to be accessed
1548 out dx, ax
1549 mov dx, DataAddr ; Value from event-log structure
1550 in al, dx ; Read current value
```

## 7.16.3 Access Method Address — DWORD layout

Table 62 shows the DWORD layout of the Access Method Address.

#### Table 62 - Access Method Address: DWORD layout

Access Type	BYTE 3	BYTE 2	BYTE 1	BYTE 0
00:02 - Indexed I/O	Data MSB	Data LSB	Index MSB	Index LSB
03 – Absolute Address	Byte 3	Byte 2	Byte 1	Byte 0
04 – Use GPNV	0	0	Handle MSB	Handle LSB

### 7.16.4 Event Log organization

The event log is organized as an optional (and implementation-specific) fixed-length header, followed by one or more variable-length event records, as illustrated in Table 63. From one implementation to the next, the format of the log header and the size of the overall log area might change; all other required fields of the event log area are consistent across all systems.

Table 63 – Event Log organization

Log Header (Optional)								
Туре	Length	Year	Month	Day	Hour	Minute	Second	Log Variable Data
Required	Required	Required	Required	Required	Required	Required	Required	Optional

# 7.16.5 Log Header format

Table 64 contains the byte enumeration values (available for SMBIOS 2.1 and later) that identify the standard formats of the event log headers.

1563

1560

1561 1562

**Table 64 – Log Header format** 

Byte Value	Meaning
00h	No header (for example, the header is 0 bytes in length)
01h	Type 1 log header; see 7.16.5.1
02h-7Fh	Available for future assignment by this specification
80h-FFh	Firmware vendor or OEM-specific format

# 7.16.5.1 Log Header Type 1 format

The type 1 event log header consists of the fields that Table 65 shows.

1566

1564

1565

Table 65 – Log Header Type 1 format

Offset	Name	Length	Value	Description
00h	OEM Reserved	5 BYTES	Varies	Reserved area for OEM customization, not assignable by this specification
05h	Multiple Event Time Window	ВҮТЕ	Varies	Number of minutes that must pass between duplicate log entries that utilize a multiple-event counter, specified in BCD The value ranges from 00h to 99h to represent 0 to 99 minutes.
				See 7.16.6.3 for usage details.
06h	Multiple Event Count Increment	ВҮТЕ	Varies	Number of occurrences of a duplicate event that must pass before the multiple-event counter associated with the log entry is updated, specified as a numeric value in the range 1 to 255 (The value 0 is reserved.)
				See 7.16.6.3 for usage details.
07h	Pre-boot Event Log Reset — CMOS Address	BYTE	Varies	CMOS RAM address (in the range 10h - FFh) associated with the Pre-boot Event Log Reset; the value is 00h if the feature is not supported See below for usage details.
08h	Pre-boot Event Log Reset — CMOS Bit Index	ВҮТЕ	Varies	Bit within the CMOS RAM location that is set to indicate that the log should be cleared The value is specified in the range 0 to 7, where 0 specifies the LSB and 7 specified the MSB. See below for usage details.
09h	CMOS Checksum — Starting Offset	ВҮТЕ	Varies	CMOS RAM address associated with the start of the area that is to be check summed, if the value is non-zero.  If the value is 0, the CMOS Address field lies outside of a check summed region in CMOS RAM. See below for usage details.

Offset	Name	Length	Value	Description
0Ah	CMOS Checksum — Byte Count	ВУТЕ	Varies	Number of consecutive CMOS RAM addresses, starting at the Starting Offset, that participate in the CMOS Checksum region associated with the pre-boot event log reset.  See below for usage details.
0Bh	CMOS Checksum — Checksum Offset	BYTE	Varies	CMOS RAM address associated with the start of two consecutive bytes into which the calculated checksum value is stored See below for usage details.
0Ch - 0Eh	Reserved	3 BYTEs	000000h	Available for future assignment by this specification
0Fh	Header Revision	BYTE	01h	Version of Type 1 header implemented

**DSP0134** 

The Type 1 Log Header also provides pre-boot event log reset support. Application software can set a system-specific location of CMOS RAM memory (accessible through I/O ports 70h and 71h) to cause the event log to be cleared by the platform firmware on the next reboot of the system.

To perform the field setting, application software follows these steps, if the *Pre-boot Event Log Reset – CMOS Address* field of the header is non-zero:

- Read the address specified by Pre-boot Event Log Reset CMOS Address from CMOS RAM.
   Set the bit specified by the CMOS Bit Index field to 1. Rewrite the CMOS RAM address with the updated data.
- If the CMOS Checksum Starting Offset field is non-zero, recalculate the CMOS RAM checksum value for the range starting at the Starting Offset field for Byte Count bytes into a 2-byte value. Subtract that value from 0 to create the checksum value for the range and store that 2-byte value into the CMOS RAM; the least-significant byte of the value is stored at the CMOS RAM Checksum Offset and the most-significant byte of the value is stored at (Checksum Offset)+1.

#### 7.16.6 Log Record format

Each log record consists of a *required* fixed-length record header, followed by (optional) additional data that is defined by the event type. The fixed-length log record header is present as the first eight bytes of each log record, regardless of event type. Table 66 shows details.

#### Table 66 – Log Record format

Offset	Name	Format	Description
00h	Event Type	BYTE	Specifies the "Type" of event noted in an event-log entry as defined in 7.16.6.1
01h	Length	BYTE	Specifies the byte length of the event record, including the record's Type and Length fields The most-significant bit of the field specifies whether (0) or not (1) the record has been read. The implication of the record having been read is that the information in the log record has been processed by a higher software layer.

Offset	Name	Format	Description
02h-07h	Date/Time Fields	BYTE	Contains the BCD representation of the date and time (as read from CMOS RAM) of the occurrence of the event The information is present in year, month, day, hour, minute, and second order.  NOTE: The century portion of the two-digit year is implied as '19' for year values in the range 80h to 99h and '20' for year values in the range 00h to 79h.
08h+	Log Variable Data	Var	Contains the (optional) event-specific additional status information.

# 1586 **7.16.6.1 Event Log types**

1587 Table 67 shows the values for Event Log types.

### 1588

Table 67 - Event Log types

Value	Description
00h	Reserved
01h	Single-bit ECC memory error
02h	Multi-bit ECC memory error
03h	Parity memory error
04h	Bus time-out
05h	I/O Channel Check
06h	Software NMI
07h	POST Memory Resize
08h	POST Error
09h	PCI Parity Error
0Ah	PCI System Error
0Bh	CPU Failure
0Ch	EISA Failsafe Timer time-out
0Dh	Correctable memory log disabled
0Eh	Logging disabled for a specific Event Type — too many errors of the same type received in a short amount of time
0Fh	Reserved
10h	System Limit Exceeded (for example, voltage or temperature threshold exceeded)
11h	Asynchronous hardware timer expired and issued a system reset
12h	System configuration information
13h	Hard-disk information
14h	System reconfigured
15h	Uncorrectable CPU-complex error
16h	Log Area Reset/Cleared
17h	System boot. If implemented, this log entry is guaranteed to be the first one written on any system boot.
18h- 7Fh	Unused, available for assignment by this specification

1590

1591 1592

1593

1594

1595

1596

1597 1598

1599

1600

1601

Value	Description
80h- FEh	Available for system- and OEM-specific assignments
FFh	End of log
	When an application searches through the event-log records, the end of the log is identified when a log record with this type is found.

## 7.16.6.2 Event Log Variable Data Format Type

The Variable Data Format Type, specified in the Event Log structure's Supported Event Type fields, identifies the standard format that application software can apply to the first *n* bytes of the associated Log Type's variable data. Additional OEM-specific data might follow in the log's variable data field. Table 68 shows the values for this field.

Table 68 - Event Log Variable Data Format Type

Value	Name	Description
00h	None	No standard format data is available; the first byte of the variable data (if present) contains OEM-specific unformatted information.
01h	Handle	The first WORD of the variable data contains the handle of the SMBIOS structure associated with the hardware element that failed.
02h	Multiple-Event	The first DWORD of the variable data contains a multiple-event counter (see 7.16.6.3 for details).
03h	Multiple-Event Handle	The first WORD of the variable data contains the handle of the SMBIOS structure associated with the hardware element that failed; it is followed by a DWORD containing a multiple-event counter (see 7.16.6.3 for details).
04h	POST Results Bitmap	The first two DWORDs of the variable data contain the POST Results Bitmap, as described in 7.16.6.4.
05h	System Management Type	The first DWORD of the variable data contains a value that identifies a system-management condition. See 7.16.6.5 for the enumerated values.
06h	Multiple-Event System Management Type	The first DWORD of the variable data contains a value that identifies a system-management condition. (See 7.16.6.5 for the enumerated values.) This DWORD is directly followed by a DWORD that contains a multiple-event counter (see 7.16.6.3 for details).
07h-7Fh	Unused	Unused, available for assignment by this specification.
80h-FFh	OEM assigned	Available for system- and OEM-specific assignments.

# 7.16.6.3 Multiple-Event Counter

Some system events can be persistent; after they occur, it is possible to quickly fill the log with redundant multiple logs. The Multiple Event Count Increment (*MECI*) and Multiple Event Time Window (*METW*) values can be used to reduce the occurrence of these multiple logs while providing multiple event counts.

NOTE These values are normally specified within the event log header; see 7.16.5.1 for an example. If the values are not specified in the header, the application software can assume that the *MECI* value is 1 and the *METW* value is 60 (minutes).

DSP0134 SMBIOS Specification

The multiple-event counter is a DWORD (32-bit) value that tracks the number of logs of the same type that have occurred within *METW* minutes. The counter value is initialized (in the log entry) to FFFFFFFh, implying that only a single event of that type has been detected, and the internal firmware counter<sup>3</sup> specific to that log type is reset to 0. The counter is incremented by setting its next non-zero bit to zero;

this allows counting up to 33 events. When the counter reaches 00000000h, it is full.

1607 EXAMPLE: If the current counter value is FFFFFFCh (meaning a count of 3 events), it is incremented to FFFFFFF8h (meaning a count of 4).

When the firmware receives the next event of that type, it increments its internal counter and checks to see what recording of the error is to be performed:

- If the date/time of the original log entry is outside of METW minutes: a new log entry is written, and the internal firmware counter is reset to 0;
- If the log's current multiple-event counter is 00000000h or if the internal firmware counter is less than the MECI value: no recording happens (other than the internal counter increment);
- Otherwise: The next non-zero bit of the multiple-event counter is set to 0.

### 7.16.6.4 POST Results Bitmap

This variable data type, when present, is expected to be associated with the POST Error (08h) event log type and identifies that one or more error types have occurred. The bitmap consists of two DWORD values, described in Table 69. Any bit within the DWORD pair that is specified as Reserved is set to 0 within the log data and is available for assignment by this specification. A set bit ('1'b) at a DWORD bit position implies that the error associated with that position has occurred.

Table 69 – POST Results Bitmap

Bit Position	First DWORD	Second DWORD
0	Channel 2 Timer error	Normally 0; available for OEM assignment
1	Primary PIC (8259 #1) error	Normally 0; available for OEM assignment
2	Secondary PIC (8259 #2) error	Normally 0; available for OEM assignment
3	CMOS RAM Battery Failure	Normally 0; available for OEM assignment
4	CMOS RAM System Options Not Set	Normally 0; available for OEM assignment
5	CMOS RAM Checksum Error	Normally 0; available for OEM assignment
6	CMOS RAM Configuration Error	Normally 0; available for OEM assignment
7	Mouse and Keyboard Swapped	PCI Memory Conflict
8	Keyboard Locked	PCI I/O Conflict
9	Keyboard Not Functional	PCI IRQ Conflict
10	Keyboard Controller Not Functional	PNP Memory Conflict
11	CMOS Memory Size Different	PNP 32 bit Memory Conflict
12	Memory Decreased in Size	PNP I/O Conflict
13	Cache Memory Error	PNP IRQ Conflict
14	Floppy Drive 0 Error	PNP DMA Conflict

<sup>&</sup>lt;sup>3</sup> All firmware counters that support the Multiple-Event Counters are reset to zero each time the system boots.

1609

1610

1611

1612

1613

1614 1615

1616

1622

Bit Position	First DWORD	Second DWORD
15	Floppy Drive 1 Error	Bad PNP Serial ID Checksum
16	Floppy Controller Failure	Bad PNP Resource Data Checksum
17	Number of ATA Drives Reduced Error	Static Resource Conflict
18	RTC Time Not Set	NVRAM Checksum Error, NVRAM Cleared
19	DDC Monitor Configuration Change	System Board Device Resource Conflict
20	Reserved, set to 0	Primary Output Device Not Found
21	Reserved, set to 0	Primary Input Device Not Found
22	Reserved, set to 0	Primary Boot Device Not Found
23	Reserved, set to 0	NVRAM Cleared By Jumper
24	Second DWORD has valid data	NVRAM Data Invalid, NVRAM Cleared
25	Reserved, set to 0	FDC Resource Conflict
26	Reserved, set to 0	Primary ATA Controller Resource Conflict
27	Reserved, set to 0	Secondary ATA Controller Resource Conflict
28	Normally 0; available for OEM assignment	Parallel Port Resource Conflict
29	Normally 0; available for OEM assignment	Serial Port 1 Resource Conflict
30	Normally 0; available for OEM assignment	Serial Port 2 Resource Conflict
31	Normally 0; available for OEM assignment	Audio Resource Conflict

# 7.16.6.5 System management types

1623

1624 1625

1626

Table 70 defines the system management types present in an event log record's variable data. In general, each type is associated with a management event that occurred within the system.

Table 70 - System management types

Value	Name
00000000h	+2.5V Out of range, #1
00000001h	+2.5V Out of range, #2
00000002h	+3.3V Out of range
00000003h	+5V Out of range
00000004h	-5V Out of range
00000005h	+12V Out of range
00000006h	-12V Out of range
00000007h - 0000000Fh	Reserved for future out-of-range voltage levels, assigned by this specification
00000010h	System board temperature out of range
00000011h	Processor #1 temperature out of range
00000012h	Processor #2 temperature out of range
00000013h	Processor #3 temperature out of range

Value	Name
00000014h	Processor #4 temperature out of range
00000015h - 0000001Fh	Reserved for future out-of-range temperatures, assigned by this specification
00000020h - 00000027h	Fan n (n = 0 to 7) Out of range
00000028h - 0000002Fh	Reserved for future assignment by this specification
00000030h	Chassis secure switch activated
00000031h - 0000FFFFh	Reserved for future assignment by this specification
0001xxxxh	A system-management probe or cooling device is out of range. The xxxx portion of the value contains the handle of the SMBIOS structure associated with the errant device.
00020000h - 7FFFFFFh	Reserved for future assignment by this specification
80000000h - FFFFFFFh	OEM assigned

# 1627 7.17 Physical Memory Array (Type 16)

This structure describes a collection of memory devices that operate together to form a memory address space.

1630 Table 71 provides the details.

## 1631 Table 71 – Physical Memory Array (Type 16) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.1+	Туре	BYTE	16	Physical Memory Array type
01h	2.1+	Length	BYTE	Varies	Length of the structure, 0Fh for version 2.1, 17h for version 2.7 and later
02h	2.1+	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	2.1+	Location	BYTE	ENUM	Physical location of the Memory Array, whether on the system board or an add-in board See 7.17.1 for definitions.
05h	2.1+	Use	BYTE	ENUM	Function for which the array is used See 7.17.2 for definitions.
06h	2.1+	Memory Error Correction	BYTE	ENUM	Primary hardware error correction or detection method supported by this memory array See 7.17.3 for definitions.
07h	2.1+	Maximum Capacity	DWORD	Varies	Maximum memory capacity, in kibibytes, for this array If the capacity is not represented in this field, then this field contains 8000 0000h and the Extended Maximum Capacity field should be used. Values 2 TB (8000 0000h) or greater must be represented in the Extended Maximum Capacity field.

Offset	Spec. Version	Name	Length	Value	Description
0Bh	2.1+	Memory Error Information Handle	WORD	Varies	Handle, or instance number, associated with any error that was previously detected for the array If the system does not provide the error information structure, the field contains FFFEh; otherwise, the field contains either FFFFh (if no error was detected) or the handle of the error-information structure. See 7.18.4 and 7.34.
0Dh	2.1+	Number of Memory Devices	WORD	Varies	Number of slots or sockets available for Memory Devices in this array This value represents the number of Memory Device structures that compose this Memory Array. Each Memory Device has a reference to the "owning" Memory Array.
0Fh	2.7+	Extended Maximum Capacity	QWORD	Varies	Maximum memory capacity, in bytes, for this array This field is only valid when the Maximum Capacity field contains 8000 0000h. When Maximum Capacity contains a value that is not 8000 0000h, Extended Maximum Capacity must contain zeros.

# 1632 7.17.1 Memory Array — Location

1634

1635

1633 Table 72 describes the byte values for the Memory Array — Location field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

Table 72 - Memory Array: Location field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	System board or motherboard
04h	ISA add-on card
05h	EISA add-on card
06h	PCI add-on card
07h	MCA add-on card
08h	PCMCIA add-on card
09h	Proprietary add-on card
0Ah	NuBus
A0h	PC-98/C20 add-on card
A1h	PC-98/C24 add-on card
A2h	PC-98/E add-on card
A3h	PC-98/Local bus add-on card
A4h	CXL add-on card

1643

## 7.17.2 Memory Array — Use

1637 Table 73 describes the byte values for the Memory Array — Use field.

1638 NOTE See 6.3 for the CIM properties associated with this enumerated value.

1639 **Table 73 – Memory Array: Use field** 

Byte Value	Meaning
01h	Other
02h	Unknown
03h	System memory
04h	Video memory
05h	Flash memory
06h	Non-volatile RAM
07h	Cache memory

## 1640 7.17.3 Memory Array — Error Correction Types

1641 Table 74 describes the byte values for the Memory Array — Error Correction Types field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

Table 74 - Memory Array: Error Correction Types field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	None
04h	Parity
05h	Single-bit ECC
06h	Multi-bit ECC
07h	CRC

## **7.18 Memory Device (Type 17)**

This structure describes a single memory device that is part of a larger Physical Memory Array (Type 16)

1646 structure. See 7.17 for more details.

1647 Table 75 provides information about the Memory Device (Type 17) structure.

1648 NOTE If a system includes memory-device sockets, the SMBIOS implementation includes a Memory Device

structure instance for each slot, whether the socket is currently populated.

# Table 75 - Memory Device (Type 17) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.1+	Туре	BYTE	17	Memory Device type
01h	2.1+	Length	BYTE	Varies	Length of the structure, 15h for version 2.1, 1Bh for version 2.3, 1Ch for version 2.6, 22h for version 2.7, 28h for version 2.8, 54h for version 3.2, 5Ch for version 3.3, 64h for version 3.7 and later
02h	2.1+	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	2.1+	Physical Memory Array Handle	WORD	Varies	Handle, or instance number, associated with the Physical Memory Array to which this device belongs
06h	2.1+	Memory Error Information Handle	WORD	Varies	Handle, or instance number, associated with any error that was previously detected for the device If the system does not provide the error information structure, the field contains FFFEh; otherwise, the field contains either FFFFh (if no error was detected) or the handle of the error-information structure. See 7.18.4 and 7.34.
08h	2.1+	Total Width	WORD	Varies	Total width, in bits, of this memory device, including any check or error-correction bits If there are no error-correction bits, this value should be equal to <i>Data Width</i> . If the width is unknown, the field is set to FFFFh.
0Ah	2.1+	Data Width	WORD	Varies	Data width, in bits, of this memory device A Data Width of 0 and a <i>Total Width</i> of 8 indicates that the device is being used solely to provide 8 error-correction bits. If the width is unknown, the field is set to FFFFh.
0Ch	2.1+	Size	WORD	Varies	Size of the memory device If the value is 0, no memory device is installed in the socket; if the size is unknown, the field value is FFFFh. If the size is 32 GiB-1 MiB or greater, the field value is 7FFFh and the actual size is stored in the Extended Size field.
					The granularity in which the value is specified depends on the setting of the most-significant bit (bit 15). If the bit is 0, the value is specified in megabyte units; if the bit is 1, the value is specified in kilobyte units. For example, the value 8100h identifies a 256 KiB memory device and 0100h identifies a 256 MiB memory device.
0Eh	2.1+	Form Factor	BYTE	ENUM	Implementation form factor for this memory device See 7.18.1 for definitions.

	Spec.				
Offset	Version	Name	Length	Value	Description
0Fh	2.1+	Device Set	BYTE	Varies	Identifies when the Memory Device is one of a set of Memory Devices that must be populated with all devices of the same type and size, and the set to which this device belongs A value of 0 indicates that the device is not part of a set; a value of FFh indicates that the attribute is unknown.
					NOTE: A Device Set number must be unique within the context of the Memory Array containing this Memory Device.
10h	2.1+	Device Locator	BYTE	STRING	String number of the string that identifies the physically-labeled socket or board position where the memory device is located
					EXAMPLE: "SIMM 3"
11h	2.1+	Bank Locator	BYTE	STRING	String number of the string that identifies the physically labeled bank where the memory device is located
					EXAMPLE: "Bank 0" or "A"
12h	2.1+	Memory Type	BYTE	ENUM	Type of memory used in this device; see 7.18.2 for definitions
13h	2.1+	Type Detail	WORD	Bit Field	Additional detail on the memory device type; see 7.18.3 for definitions
15h	2.3+	Speed	WORD	Varies	Identifies the maximum capable speed of the device, in megatransfers per second (MT/s). See 7.18.4 for details.
					0000h = the speed is unknown
					FFFFh = the speed is 65,535 MT/s or greater, and the actual speed is stored in the <i>Extended Speed</i> field
17h	2.3+	Manufacturer	BYTE	STRING	String number for the manufacturer of this memory device
18h	2.3+	Serial Number	BYTE	STRING	String number for the serial number of this memory device.
					This value is set by the manufacturer and normally is not changeable.
19h	2.3+	Asset Tag	BYTE	STRING	String number for the asset tag of this memory device
1Ah	2.3+	Part Number	BYTE	STRING	String number for the part number of this memory device.
					This value is set by the manufacturer and normally is not changeable.
1Bh	2.6+	Attributes	BYTE	Varies	Bits 7-4: reserved
					Bits 3-0: rank
					Value=0 for unknown rank information

Offset	Spec. Version	Name	Length	Value	Description
1Ch	2.7+	Extended Size	DWORD	Varies	Extended size of the memory device (complements the Size field at offset 0Ch)
					See 7.18.5 for details.
20h	2.7+	Configured Memory Speed	WORD	Varies	Identifies the configured speed of the memory device, in megatransfers per second (MT/s). See 7.18.4 for details.
					0000h = the speed is unknown
					FFFFh = the speed is 65,535 MT/s or greater, and the actual speed is stored in the <i>Extended Configured Memory Speed</i> field
22h	2.8+	Minimum voltage	WORD	Varies	Minimum operating voltage for this device, in millivolts If the value is 0, the voltage is unknown.
24h	2.8+	Maximum voltage	WORD	Varies	Maximum operating voltage for this device, in millivolts If the value is 0, the voltage is unknown.
26h	2.8+	Configured voltage	WORD	Varies	Configured voltage for this device, in millivolts If the value is 0, the voltage is unknown.
28h	3.2+	Memory	BYTE	Varies	Memory technology type for this memory device.
		Technology			See 7.18.6 for definitions.
29h	3.2+	Memory Operating Mode	WORD	Bit Field	The operating modes supported by this memory device.
		Capability			See 7.18.7 for definitions.
2Bh	3.2+	Firmware Version	BYTE	STRING	String number for the firmware version of this memory device.
2Ch	3.2+	Module Manufacturer ID	WORD	Varies	The two-byte module manufacturer ID found in the SPD of this memory device; LSB first.
					See 7.18.8 for definitions.
2Eh	3.2+	Module Product ID	WORD	Varies	The two-byte module product ID found in the SPD of this memory device; LSB first.
					See 7.18.9 for definitions.
30h	3.2+	Memory Subsystem Controller	WORD	Varies	The two-byte memory subsystem controller manufacturer ID found in the SPD of this memory device; LSB first.
		Manufacturer ID			See 7.18.10 for definitions.
32h	3.2+	Memory Subsystem Controller Product ID	WORD	Varies	The two-byte memory subsystem controller product ID found in the SPD of this memory device; LSB first.
					See 7.18.11 for definitions.
34h	3.2+	Non-volatile Size	QWORD	Varies	Size of the Non-volatile portion of the memory device in Bytes, if any. If the value is 0, there is no non-volatile portion. If the Non-volatile Size is unknown, the field is set to FFFFFFFFFFFFFF.
					See 7.18.12.

Offset	Spec. Version	Name	Length	Value	Description
3Ch	3.2+	Volatile Size	QWORD	Varies	Size of the Volatile portion of the memory device in Bytes, if any. If the value is 0, there is no Volatile portion. If the Volatile Size is unknown, the field is set to FFFFFFFFFFFFFFF.
					See 7.18.12.
44h	3.2+	Cache Size	QWORD	Varies	Size of the Cache portion of the memory device in Bytes, if any. If the value is 0, there is no Cache portion. If the Cache Size is unknown, the field is set to FFFFFFFFFFFFFFF.
					See 7.18.12.
4Ch	3.2+	Logical Size	QWORD	Varies	Size of the Logical memory device in Bytes. If the size is unknown, the field is set to FFFFFFFFFFFFFFF.
					See 7.18.13.
54h	3.3+	Extended Speed	DWORD	Varies	Extended speed of the memory device (complements the <i>Speed</i> field at offset 15h). Identifies the maximum capable speed of the device, in megatransfers per second (MT/s).
					See 7.18.14 for details.
58h	3.3+	Extended Configured Memory Speed	DWORD	Varies	Extended configured memory speed of the memory device (complements the <i>Configured Memory Speed</i> field at offset 20h). Identifies the configured speed of the memory device, in megatransfers per second (MT/s).
					See 7.18.14 for details.
5Ch	3.7+	PMIC0 Manufacturer ID	WORD	Varies	The two-byte PMIC0 manufacturer ID found in the SPD of this memory device; LSB first.
					See 7.18.15 for definitions.
5Eh	3.7+	PMIC0 Revision Number	WORD	Varies	The PMIC 0 Revision Number found in the SPD of this memory device.
					See 7.18.16 for definitions.
60h	3.7+	RCD Manufacturer ID	WORD	Varies	The two-byte RCD manufacturer ID found in the SPD of this memory device; LSB first.
					See 7.18.17 for definitions.
62h	3.7+	RCD Revision Number	WORD	Varies	The RCD 0 Revision Number found in the SPD of this memory device.
					See 7.18.18 for definitions.

# 1651 **7.18.1 Memory Device — Form Factor**

Table 76 describes the byte values for the Memory Device — Form Factor field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

Byte Value	Meaning
01h	Other
02h	Unknown
03h	SIMM
04h	SIP
05h	Chip
06h	DIP
07h	ZIP
08h	Proprietary Card
09h	DIMM
0Ah	TSOP
0Bh	Row of chips
0Ch	RIMM
0Dh	SODIMM
0Eh	SRIMM
0Fh	FB-DIMM
10h	Die
11h	CAMM
12h	CUDIMM
13h	CSODIMM

# 1655 **7.18.2 Memory Device — Type**

1657

1656 Table 77 describes the byte values for the Memory Device — Type field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

1658 **Table 77 – Memory Device: Type** 

Byte Value	Meaning
01h	Other
02h	Unknown
03h	DRAM
04h	EDRAM
05h	VRAM
06h	SRAM
07h	RAM
08h	ROM
09h	FLASH
0Ah	EEPROM
0Bh	FEPROM

Byte Value	Meaning
0Ch	EPROM
0Dh	CDRAM
0Eh	3DRAM
0Fh	SDRAM
10h	SGRAM
11h	RDRAM
12h	DDR
13h	DDR2
14h	DDR2 FB-DIMM
15h-17h	Reserved
18h	DDR3
19h	FBD2
1Ah	DDR4
1Bh	LPDDR
1Ch	LPDDR2
1Dh	LPDDR3
1Eh	LPDDR4
1Fh	Logical non-volatile device
20h	HBM (High Bandwidth Memory)
21h	HBM2 (High Bandwidth Memory Generation 2)
22h	DDR5
23h	LPDDR5
24h	HBM3 (High Bandwidth Memory Generation 3)
25h	MRDIMM

# 7.18.3 Memory Device — Type Detail

1661

Table 78 shows what the word bit positions mean for the Memory Device — Type Detail field.

NOTE Multiple bits are set if more than one attribute applies.

1662 **Table 78 – Memory Device: Type Detail field** 

Word Bit Position	Meaning
Bit 0	Reserved, set to 0
Bit 1	Other
Bit 2	Unknown
Bit 3	Fast-paged
Bit 4	Static column
Bit 5	Pseudo-static
Bit 6	RAMBUS
Bit 7	Synchronous

Word Bit Position	Meaning
Bit 8	CMOS
Bit 9	EDO
Bit 10	Window DRAM
Bit 11	Cache DRAM
Bit 12	Non-volatile
Bit 13	Registered (Buffered)
Bit 14	Unbuffered (Unregistered)
Bit 15	LRDIMM

**DSP0134** 

## 1663 7.18.4 Memory Device — Memory Speed

Memory speed is expressed in mega transfers per second (MT/s). Previous revisions (3.0.0 and earlier)
of this specification used MHz to indicate clock speed. With double data rate memory, clock speed is
distinct from transfer rate because data is transferred on both the rising and the falling edges of the clock
signal. This maintains backward compatibility with observed DDR implementations prior to this revision,
which already reported transfer rate instead of clock speed, such as DDR4-2133 (PC4-17000) memory
was reported as 2133 instead of 1066.

## 7.18.5 Memory Device — Extended Size

1670

1679

1681

- The *Extended Size* field is intended to represent memory devices larger than 32,767 MiB (32 GiB 1 MiB), which cannot be described using the *Size* field. This field is only meaningful if the value in the *Size* field is 7FFFh. For compatibility with older SMBIOS parsers, memory devices smaller than (32 GiB 1 MiB) should be represented using their size in the *Size* field, leaving the *Extended Size* field set to 0.
- 1675 Bit 31 is reserved for future use and must be set to 0.
- 1676 Bits 30:0 represent the size of the memory device in megabytes.
- EXAMPLE: 0000\_8000h indicates a 32 GiB memory device (32,768 MiB), 0002\_0000h represents a 128 GiB memory device (131,072 MiB), and 0000\_7FFFh represents a 32,767 MB (32 GiB 1 MiB) device.

#### 7.18.6 Memory Device — Memory Technology

1680 Table 79 describes the byte values for the *Memory Device - Memory Technology* field.

#### Table 79 – Memory Device: Memory Technology field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	DRAM
04h	NVDIMM-N
05h	NVDIMM-F
06h	NVDIMM-P
07h	Intel® Optane™ persistent memory

1683

1684

1685

1686

1687

1694

1701

Byte Value	Meaning
08h	MRDIMM (Deprecated). This value has been deprecated from this table and moved to Memory Device – Type, subclause <u>7.18.2</u>

### 7.18.7 Memory Device — Memory Operating Mode Capability

Table 80 shows what the word bit positions mean for the *Memory Device - Memory Operating Mode Capability* field. This field indicates the supported operating mode(s); it does not indicate the current configured operating mode(s).

#### Table 80 – Memory Device: Memory Operating Mode Capability

WORD Bit Position	Meaning If Set
Bit 0	Reserved, set to 0
Bit 1	Other
Bit 2	Unknown
Bit 3	Volatile memory
Bit 4	Byte-accessible persistent memory
Bit 5	Block-accessible persistent memory
Bit 6:15	Reserved, set to 0

## 7.18.8 Memory Device — Module Manufacturer ID

- The *Module Manufacturer ID* indicates the manufacturer of the memory device. This field shall be set to the value of the SPD Module Manufacturer ID Code. See JEDEC Standard JEP106AV for the list of manufacturer IDs. A value of 0000h indicates the Module Manufacture ID is unknown.
- NOTE The location (byte addresses) of the SPD Module Manufacturer ID Code may vary and is defined by the memory type/technology SPD Standard. For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 320 and the second byte corresponds to the value in byte 321.

### 7.18.9 Memory Device — Module Product ID

- The *Module Product ID* is the identifier of the memory device, which is assigned by the manufacturer of the memory device. This field shall be set to the value of the SPD Module Product Identifier. A value of 0000h indicates the Module Product ID is unknown.
- NOTE The location (byte addresses) of the SPD Module Product Identifier may vary and is defined by the memory type/technology SPD Standard. For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 192 and the second byte corresponds to the value in byte 193.

### 7.18.10 Memory Device — Memory Subsystem Controller Manufacturer ID

- The *Memory Subsystem Controller Manufacturer ID* indicates the vendor of the memory subsystem controller. This field shall be set to the value of the SPD Memory Subsystem Controller Manufacturer ID Code. See JEDEC Standard JEP106AV for the list of manufacturer IDs. A value of 0000h indicates the Memory Subsystem Controller Manufacturer ID is unknown.
- NOTE The location (byte addresses) of the SPD Memory Subsystem Controller Manufacturer ID Code may vary and is defined by the memory type/technology SPD Standard. For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 194 and the second byte corresponds to the value in byte 195.

SMBIOS Specification DSP0134

## 7.18.11 Memory Device — Memory Subsystem Controller Product ID

- 1710 The Memory Subsystem Controller Product ID is the identifier of the memory subsystem controller, which
- 1711 is assigned by the vendor of the memory subsystem controller. This field shall be set to the value of the
- 1712 SPD Memory Subsystem Controller Product Identifier. A value of 0000h indicates the Memory Subsystem
- 1713 Controller Product ID is unknown.
- 1714 NOTE The location (byte addresses) of the SPD Memory Subsystem Controller Product Identifier may vary and is
- 1715 defined by the memory type/technology SPD Standard. For example, for NVDIMM-N DDR4, this field will have the
- 1716 first byte correspond to the value in byte 196 and the second byte corresponds to the value in byte 197.

### 7.18.12 Memory Device — Volatile Size, Non-volatile Size, Cache Size

- 1718 These fields are intended to represent the size of the portions of the memory device used for volatile,
- 1719 non-volatile and cache respectively. The existing Size and ExtendedSize fields shall continue to report
- the total physical capacity of the device, except when the *Memory Device Type* is set to 1Fh (Logical).
- 1721 See clause 7.18.13. It is not required that the Volatile Size, Non-volatile Size and Cache Size add up to
- the total physical capacity of the device.
- 1723 If the memory device has any non-volatile capacity, the *Non-volatile size* field shall be set to a non-zero
- value or all Fs and Bit 12 (Non-volatile) in the *Memory Device Type Detail* field shall be set to 1.
- 1725 If the memory device has no non-volatile capacity, the *Non-volatile size* field shall be set to 0 or all Fh's and Bit 12 (Non-volatile) in the *Memory Device Type Detail* field shall be set to 0.
- 1727 Sample implementations:

1728

1729 1730

1731

1732

1733 1734

1735

1736 1737

1738

1739

1740

- For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), Volatile Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Cache Size = 0.
- For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), configured for cache, *Cache Size* would equal the total physical size of the memory device, with *Non-volatile Size* = 0 and *Volatile Size* = 0.
- For single use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-N), *Non-volatile Size* is less than or equal to the total physical size of the memory device, with *Volatile Size* = 0 and *Cache Size* = 0.
- For multiple use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-P), that is configured for non-volatile and volatile usage, *Cache Size* = 0, with the value of *Non-Volatile Size* plus *Volatile Size* less than or equal to the total physical size of the memory device.
- The total amount of available volatile memory shall be calculated by adding the total of *Volatile Size* not set to unknown for all memory devices.
- The total amount of available non-volatile memory shall be calculated by adding the total of *Non-volatile*Size not set to unknown for all memory devices.

### 1745 7.18.13 Memory Device — Type Logical and Logical Size

- 1746 Logical non-volatile memory devices are not physically installed in the system. Logical memory devices
- 1747 are created using memory capacity from the installed physical volatile memory devices. Logical memory
- 1748 devices are not created from installed physical non-volatile memory devices.
- 1749 The size of the Logical memory device is described in the Logical Size field. Logical Size is valid when
- 1750 Memory Type is Logical. When Memory Type is not Logical, Logical Size shall be 0. The total amount of
- 1751 Logical memory from all Logical Size fields shall never by be larger than the total amount of physical
- 1752 volatile memory.

DSP0134 SMBIOS Specification

- Non-volatile Logical devices using *Memory Device Type* enumeration value 1Fh (Logical) shall set the
- existing Size field to FFFFh indicating the size is unknown. The new Non-volatile Size field shall report
- 1755 the size of the Non-volatile Logical device.
- 1756 Logical memory device properties:
- Created using memory capacity from installed physical memory devices.
- Logical memory device is identified by:
- 1759 Memory Type = Logical
- 1760 Type Detail bit 12 = Non-volatile
- 1761 Size = Unknown (FFFFh)
- 1762 Extended Size = 0
- 1763 Logical Size = the size of the Logical memory device
- Logical memory device only has non-volatile memory capacity. That is:
- 1765 Non-volatile Size is less than or equal to Logical Size
- 1766 Volatile Size = 0
- 1767 Cache Size = 0
- The total amount of available volatile memory shall be calculated by using the algorithm described in clause 7.18.12 and then subtracting the total *Logical Size* of all Logical memory devices.
- 1770 The SMBIOS Memory Device (Type 17) structure for a Logical memory device shall set the *Physical*
- 1771 Memory Array Handle to the same value as the physical volatile memory devices used to create the
- Logical memory device. In cases where the physical volatile memory used to create the Logical memory
- 1773 device, spans Physical Memory Array devices, the first *Physical Memory Array Handle* shall be used.
- 1774 Other fields in the SMBIOS Memory Device (Type 17) structure for a Logical memory device shall be set,
- as appropriate, based on the values in the physical volatile memory devices SMBIOS Memory Device
- 1776 (Type 17) structures used for the Logical memory device.

#### 1777 7.18.14 Memory Device — Extended Speed

- 1778 The Extended Speed and Extended Configured Memory Speed fields are intended to represent memory
- 1779 devices that operate faster than 65,535 MT/s, which cannot be described using the *Speed* or *Configured*
- 1780 Memory Speed fields. These fields are only meaningful if the value in the Speed or Configured Memory
- 1781 Speed fields are FFFFh. For compatibility with older SMBIOS parsers, memory devices slower than
- 1782 65,535 MT/s should represent their speed using the *Speed* and *Configured Memory Speed* fields, leaving
- the Extended Speed and Extended Configured Memory Speed fields set to 0.
- 1784 Bit 31 is reserved for future use and must be set to 0
- 1785 Bits 30:0 represent the speed or configured memory speed of the device in MT/s. See 7.18.4 for details.

#### 1786 7.18.15 Memory Device — PMIC0 Manufacturer ID

- 1787 The PMIC0 Manufacturer ID indicates the manufacturer of the PMIC0 on memory device. This field shall
- be set to the value of the SPD PMIC 0 Manufacturer ID Code. A value of 0000h indicates the PMIC0
- 1789 Manufacturer ID is unknown.
- 1790 NOTE The location (byte addresses) of the SPD PMIC 0 Manufacturer ID Code may vary and is defined
- by the memory type/technology SPD Standard. For example, for RDIMM DDR5, this field will have the

Version 3.9.0 Published 109

SMBIOS Specification DSP0134

first byte correspond to the value in byte 198 and the second byte corresponds to the value in byte 199. If SPD doesn't contain PMIC 0 Manufacturer ID Code, this field shall be set to 0000h.

#### 7.18.16 Memory Device — PMIC0 Revision Number

- 1795 The *PMIC0 Revision Number* indicates the revision of the PMIC0 on memory device. This field shall be
- 1796 set to the value of the SPD PMIC 0 Revision Number. A value of FF00h indicates the PMIC0 Revision
- 1797 Number is unknown.

1794

1802

- 1798 NOTE The location (byte addresses) of the SPD PMIC 0 Revision Number may vary and is defined by the
- memory type/technology SPD Standard. For example, for RDIMM DDR5, this field will have the first byte
- 1800 correspond to the value in byte 201 and the second byte shall be set to 00h. If SPD doesn't contain PMIC
- 1801 0 Revision Number, this field shall be set to FF00h.

## 7.18.17 Memory Device — RCD Manufacturer ID

- 1803 The RCD Manufacturer ID indicates the manufacturer of the RCD on memory device. This field shall be
- 1804 set to the value of the SPD Registering Clock Driver Manufacturer ID Code. A value of 0000h indicates
- 1805 the RCD Manufacturer ID is unknown.
- 1806 NOTE The location (byte addresses) of the SPD Registering Clock Driver Manufacturer ID Code may
- vary and is defined by the memory type/technology SPD Standard. For example, for RDIMM DDR5, this
- 1808 field will have the first byte correspond to the value in byte 240 and the second byte corresponds to the
- 1809 value in byte 241. If SPD doesn't contain Registering Clock Driver Manufacturer ID Code, this field shall
- 1810 be set to 0000h.

### 7.18.18 Memory Device — RCD Revision Number

- 1812 The RCD Revision Number indicates the revision of the RCD on memory device. This field shall be set to
- the value of the SPD Register Revision Number. A value of FF00h indicates the RCD Revision Number is
- 1814 unknown.
- 1815 NOTE The location (byte addresses) of the SPD Register Revision Number may vary and is defined by
- the memory type/technology SPD Standard. For example, for RDIMM DDR5, this field will have the first
- 1817 byte correspond to the value in byte 243 and the second byte shall be set to 00h. If SPD doesn't contain
- 1818 Register Revision Number, this field shall be set to FF00h.

1819

1820

1811

#### 7.19 32-Bit Memory Error Information (Type 18)

- 1821 This structure identifies the specifics of an error that might be detected within a Physical Memory Array.
- 1822 Table 81 shows the details for this structure.

#### 1823 Table 81 – 32-Bit Memory Error Information (Type 18) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.1+	Туре	BYTE	18	32-bit Memory Error Information type
01h	2.1+	Length	BYTE	17h	Length of the structure
02h	2.1+	Handle	WORD	Varies	Handle, or instance number, associated with the structure

Offset	Spec. Version	Name	Length	Value	Description
04h	2.1+	Error Type	BYTE	ENUM	Type of error that is associated with the current status reported for the memory array or device See 7.19.1 for definitions.
05h	2.1+	Error Granularity	BYTE	ENUM	Granularity (for example, device versus Partition) to which the error can be resolved See 7.19.2 for definitions.
06h	2.1+	Error Operation	BYTE	ENUM	Memory access operation that caused the error See 7.19.3 for definitions.
07h	2.1+	Vendor Syndrome	DWORD	Varies	Vendor-specific ECC syndrome or CRC data associated with the erroneous access If the value is unknown, this field contains 0000 0000h.
0Bh	2.1+	Memory Array Error Address	DWORD	Varies	32-bit physical address of the error based on the addressing of the bus to which the memory array is connected If the address is unknown, this field contains 8000 0000h.
0Fh	2.1+	Device Error Address	DWORD	Varies	32-bit physical address of the error relative to the start of the failing memory device, in bytes If the address is unknown, this field contains 8000 0000h.
13h	2.1+	Error Resolution	DWORD	Varies	Range, in bytes, within which the error can be determined, when an error address is given If the range is unknown, this field contains 8000 0000h.

# 7.19.1 Memory Error — Error Type

1824

1826

1825 Table 82 describes the byte values for the Memory Error — Error Type field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

### 1827 **Table 82 – Memory Error: Error Type field**

Byte Value	Meaning
01h	Other
02h	Unknown
03h	OK
04h	Bad read
05h	Parity error
06h	Single-bit error
07h	Double-bit error
08h	Multi-bit error
09h	Nibble error
0Ah	Checksum error
0Bh	CRC error
0Ch	Corrected single-bit error

SMBIOS Specification DSP0134

Byte Value	Meaning
0Dh	Corrected error
0Eh	Uncorrectable error

#### 1828 **7.19.2 Memory Error — Error Granularity**

1830

1835

1840

1829 Table 83 describes the byte values for the Memory Error — Error Granularity field.

Table 83 - Memory Error: Error Granularity field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Device level
04h	Memory partition level

# 7.19.3 Memory Error — Error Operation

1832 Table 84 describes the byte values for the Memory Error — Error Operation field.

1833 NOTE See 6.3 for the CIM properties associated with this enumerated value.

1834 **Table 84 – Memory Error: Error Operation field** 

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Read
04h	Write
05h	Partial write

### 7.20 Memory Array Mapped Address (Type 19)

This structure provides the address mapping for a Physical Memory Array. Details are provided in Table 85.

1838 One structure is present for each contiguous address range described.

1839 See 7.17, 7.18, and 7.21 for more information.

Table 85 - Memory Array Mapped Address (Type 19) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.1+	Туре	BYTE	19	Memory Array Mapped Address indicator
01h	2.1+	Length	BYTE	Varies	Length of the structure, 0Fh for version 2.1, 1Fh for version 2.7 and later.
02h	2.1+	Handle	WORD	Varies	Handle, or instance number, associated with the structure

Offset	Spec. Version	Name	Length	Value	Description
04h	2.1+	Starting Address	DWORD	Varies	Physical address, in kibibytes, of a range of memory mapped to the specified Physical Memory Array When the field value is FFFF FFFFh, the actual address is stored in the <i>Extended Starting Address</i> field. When this field contains a valid address, <i>Ending Address</i> must also contain a valid address. When this field contains FFFF FFFFh, <i>Ending Address</i> must also contain FFFF FFFFh.
08h	2.1+	Ending Address	DWORD	Varies	Physical ending address of the last kibibyte of a range of addresses mapped to the specified Physical Memory Array When the field value is FFFF FFFFh and the Starting Address field also contains FFFF FFFFh, the actual address is stored in the Extended Ending Address field. When this field contains a valid address, Starting Address must also contain a valid address.
0Ch	2.1+	Memory Array Handle	WORD	Varies	Handle, or instance number, associated with the Physical Memory Array to which this address range is mapped Multiple address ranges can be mapped to a single Physical Memory Array.
0Eh	2.1+	Partition Width	BYTE	Varies	Number of Memory Devices that form a single row of memory for the address partition defined by this structure
0Fh	2.7+	Extended Starting Address	QWORD	Varies	Physical address, in bytes, of a range of memory mapped to the specified Physical Memory Array This field is valid when Starting Address contains the value FFFF FFFh. If Starting Address contains a value other than FFFF FFFh, this field contains zeros. When this field contains a valid address, Extended Ending Address must also contain a valid address.
17h	2.7+	Extended Ending Address	QWORD	Varies	Physical ending address, in bytes, of the last of a range of addresses mapped to the specified Physical Memory Array This field is valid when both Starting Address and Ending Address contain the value FFFF FFFFh. If Ending Address contains a value other than FFFF FFFFh, this field contains zeros. When this field contains a valid address, Extended Starting Address must also contain a valid address.

# 7.21 Memory Device Mapped Address (Type 20)

- This structure maps memory address space usually to a device-level granularity. Details are provided in Table 86.
- 1844 One structure is present for each contiguous address range described.
- 1845 NOTE A Memory Device Mapped Address structure is provided only if a Memory Device has a mapped address;
- there is no provision within this structure to map a zero-length address space.
- 1847 See 7.17, 7.18, and 7.21 for more information.

# Table 86 - Memory Device Mapped Address (Type 20) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.1+	Туре	BYTE	20	Memory Device Mapped Address indicator
01h	2.1+	Length	BYTE	Varies	Length of the structure, 13h for version 2.1, 23h for version 2.7 and later.
02h	2.1+	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	2.1+	Starting Address	DWORD	Varies	Physical address, in kibibytes, of a range of memory mapped to the referenced Memory Device When the field value is FFFF FFFFh the actual address is stored in the <i>Extended Starting Address</i> field. When this field contains a valid address, <i>Ending Address</i> must also contain a valid address must also contain FFFF FFFFh, <i>Ending Address</i> must also contain FFFF FFFFh.
08h	2.1+	Ending Address	DWORD	Varies	Physical ending address of the last kibibyte of a range of addresses mapped to the referenced Memory Device When the field value is FFFF FFFFh the actual address is stored in the Extended Ending Address field. When this field contains a valid address, Starting Address must also contain a valid address.
0Ch	2.1+	Memory Device Handle	WORD	Varies	Handle, or instance number, associated with the Memory Device structure to which this address range is mapped Multiple address ranges can be mapped to a single Memory Device.
0Eh	2.1+	Memory Array Mapped Address Handle	WORD	Varies	Handle, or instance number, associated with the Memory Array Mapped Address structure to which this device address range is mapped Multiple address ranges can be mapped to a single Memory Array Mapped Address.
10h	2.1+	Partition Row Position	BYTE	Varies	Position of the referenced Memory Device in a row of the address partition For example, if two 8-bit devices form a 16-bit row, this field's value is either 1 or 2.
					The value 0 is reserved. If the position is unknown, the field contains FFh.
11h	2.1+	Interleave Position	ВУТЕ	Varies	Position of the referenced Memory Device in an interleave The value 0 indicates non-interleaved, 1 indicates first interleave position, 2 the second interleave position, and so on. If the position is unknown, the field contains FFh.
					EXAMPLES: In a 2:1 interleave, the value 1 indicates the device in the "even" position. In a 4:1 interleave, the value 1 indicates the first of four possible positions.

1852 1853

1854

Offset	Spec. Version	Name	Length	Value	Description
12h	2.1+	Interleaved Data Depth	ВҮТЕ	Varies	Maximum number of consecutive rows from the referenced Memory Device that are accessed in a single interleaved transfer If the device is not part of an interleave, the field contains 0; if the interleave configuration is unknown, the value is FFh.
					EXAMPLES: If a device transfers two rows each time it is read, its Interleaved Data Depth is set to 2. If that device is 2:1 interleaved and in Interleave Position 1, the rows mapped to that device are 1, 2, 5, 6, 9, 10, and so on.
13h	2.7+	Extended Starting Address	QWORD	Varies	Physical address, in bytes, of a range of memory mapped to the referenced Memory Device This field is valid when Starting Address contains the value FFFF FFFFh. If Starting Address contains a value other than FFFF FFFFh, this field contains zeros. When this field contains a valid address, Extended Ending Address must also contain a valid address.
1Bh	2.7+	Extended Ending Address	QWORD	Varies	Physical ending address, in bytes, of the last of a range of addresses mapped to the referenced Memory Device This field is valid when both Starting Address and Ending Address contain the value FFFF FFFFh. If Ending Address contains a value other than FFFF FFFFh, this field contains zeros. When this field contains a valid address, Extended Starting Address must also contain a valid address.

# 7.22 Built-in Pointing Device (Type 21)

This structure describes the attributes of the built-in pointing device for the system. Table 87 provides details.

The presence of this structure does not imply that the built-in pointing device is active for the system's use.

# Table 87 - Built-in Pointing Device (Type 21) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.1+	Туре	BYTE	21	Built-in Pointing Device indicator
01h	2.1+	Length	BYTE	07h	Length of the structure
02h	2.1+	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	2.1+	Туре	BYTE	ENUM	Type of pointing device; see 7.22.1
05h	2.1+	Interface	BYTE	ENUM	Interface type for the pointing device; see 7.22.2
06h	2.1+	Number of Buttons	BYTE	Varies	Number of buttons on the pointing device If the device has three buttons, the field value is 03h.

SMBIOS Specification DSP0134

# 1855 **7.22.1 Pointing Device — Type**

1856 Table 88 describes the byte values for the Pointing Device — Type field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

1858 **Table 88 – Pointing Device: Type field** 

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Mouse
04h	Track Ball
05h	Track Point
06h	Glide Point
07h	Touch Pad
08h	Touch Screen
09h	Optical Sensor

### 7.22.2 Pointing Device — Interface

1859

1860 Table 89 describes the byte values for the Pointing Device — Interface field.

1861 Table 89 – Pointing Device: Interface field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Serial
04h	PS/2
05h	Infrared
06h	HP-HIL
07h	Bus mouse
08h	ADB (Apple Desktop Bus)
A0h	Bus mouse DB-9
A1h	Bus mouse micro-DIN
A2h	USB
A3h	I <sup>2</sup> C
A4h	SPI

# **7.23 Portable Battery (Type 22)**

This structure describes the attributes of the portable battery or batteries for the system. The structure contains the static attributes for the group. Each structure describes attributes for a single battery pack.

Table 90 provides details:

# Table 90 – Portable Battery (Type 22) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.1+	Туре	BYTE	22	Portable Battery indicator
01h	2.1+	Length	BYTE	1Ah	Length of the structure
02h	2.1+	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	2.1+	Location	BYTE	STRING	Number of the string that identifies the location of the battery
05h	2.1+	Manufacturer	BYTE	STRING	EXAMPLE: "in the back, on the left-hand side"  Number of the string that names the company that manufactured the battery
06h	2.1+	Manufacture Date	BYTE	STRING	Number of the string that identifies the date on which the battery was manufactured Version 2.2+ implementations that use a Smart Battery set this field to 0 (no string) to indicate that the SBDS Manufacture Date field contains the information.
07h	2.1+	Serial Number	ВҮТЕ	STRING	Number of the string that contains the serial number for the battery Version 2.2+ implementations that use a Smart Battery set this field to 0 (no string) to indicate that the SBDS Serial Number field contains the information.
08h	2.1+	Device Name	BYTE	STRING	Number of the string that names the battery device EXAMPLE: "DR-36"
09h	2.1+	Device Chemistry	BYTE	ENUM	Identifies the battery chemistry; see 7.23.1 Version 2.2+ implementations that use a Smart Battery set this field to 02h (Unknown) to indicate that the SBDS Device Chemistry field contains the information.
0Ah	2.1+	Design Capacity	WORD	Varies	Design capacity of the battery in mWatt-hours If the value is unknown, the field contains 0. For version 2.2+ implementations, this value is multiplied by the <i>Design Capacity Multiplier</i> to produce the actual value.
0Ch	2.1+	Design Voltage	WORD	Varies	Design voltage of the battery in mVolts If the value is unknown, the field contains 0.
0Eh	2.1+	SBDS Version Number	BYTE	STRING	Number of the string that contains the Smart Battery Data Specification version number supported by this battery If the battery does not support the function, no string is supplied.
0Fh	2.1+	Maximum Error in Battery Data	ВҮТЕ	Varies	Maximum error (as a percentage in the range 0 to 100) in the Watt-hour data reported by the battery, indicating an upper bound on how much additional energy the battery might have above the energy it reports having If the value is unknown, the field contains FFh.

Offset	Spec. Version	Name	Length	Value	Description	
10h	2.2+	SBDS Serial Number	WORD	Varies	16-bit value that identifies the battery's serial number This value, when combined with the <i>Manufacturer</i> , <i>Device Name</i> , and <i>Manufacture Date</i> , uniquely identifies the battery. The <i>Serial Number</i> field must be set to 0 (no string) for this field to be valid.	
12h	2.2+	SBDS Manufacture	WORD	Varies	Date the cell pack was manufactured, in packed format:	
		Date			Bits 15:9 Year, biased by 1980, in the range 0 to 127	
					Bits 8:5 Month, in the range 1 to 12	
					Bits 4:0 Date, in the range 1 to 31	
					EXAMPLE: 01 February 2000 would be identified as 0010 1000 0100 0001b (2841h)	
					The Manufacture Date field must be set to 0 (no string) for this field to be valid.	
14h	2.2+	SBDS Device Chemistry	BYTE	STRING	Number of the string that identifies the battery chemistry (for example, "PbAc") The Device Chemistry field must be set to 02h (Unknown) for this field to be valid.	
15h	2.2+	Design Capacity Multiplier	ВҮТЕ	Varies	Multiplication factor of the Design Capacity value, which assures that the mWatt hours value does not overflow for SBDS implementations The multiplier default is 1, SBDS implementations use the value 10 to correspond to the data as returned from the SBDS Function 18h.	
16h	2.2+	OEM-specific	DWORD	Varies	Contains OEM- or firmware vendor-specific information	

# 7.23.1 Portable Battery — Device Chemistry

1867

1869

1870

1868 Table 91 describes the byte values for the Portable Battery — Device Chemistry field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

Table 91 – Portable Battery: Device Chemistry field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Lead Acid
04h	Nickel Cadmium
05h	Nickel metal hydride
06h	Lithium-ion
07h	Zinc air
08h	Lithium Polymer

1878

# 7.24 System Reset (Type 23)

- This structure describes whether Automatic System Reset functions are enabled (*Status*). Details are provided in Table 92.
- 1874 If the system has a watchdog timer and the timer is not reset (*Timer Reset*) before the *Interval* elapses,
- an automatic system reset occurs. The system re-boots according to the *Boot Option*. This function may
- repeat until the *Limit* is reached, at which time the system re-boots according to the *Boot Option at Limit*.
- 1877 NOTE This structure type was added for version 2.2 of this specification.

Table 92 - System Reset (Type 23) structure

Offset	Name	Length	Value	Description		
00h	Туре	BYTE	23	System Reset indicator		
01h	Length	BYTE	0Dh	Length of the structure		
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure		
04h	Capabilities	BYTE	Bit-	Identifies the system-reset capabilities for the system		
			field	Bits 7:6 Reserved for future assignment by this specification; set to 00b		
				Bit 5 System contains a watchdog timer: either True (1) or False (0)		
				Bits 4:3 Boot Option on Limit. Identifies one of the following system actions to be taken when the Reset Limit is reached:		
				00b Reserved, do not use.		
				01b Operating system		
				10b System utilities		
				11b Do not reboot		
				Bits 2:1 Boot Option. Indicates one of the following actions to be taken after a watchdog reset:		
				00b Reserved, do not use.		
				01b Operating system		
				10b System utilities		
				11b Do not reboot		
				Bit 0 Status. Identifies whether (1) or not (0) the system reset is enabled by the user.		
05h	Reset Count	WORD	Varies	Number of automatic system resets since the last intentional reset A value of 0FFFFh indicates unknown.		
07h	Reset Limit	WORD	Varies	Number of consecutive times the system reset is attempted A value of 0FFFFh indicates unknown.		
09h	Timer Interval	WORD	Varies	Number of minutes to use for the watchdog timer If the timer is not reset within this interval, the system reset timeout begins. A value of 0FFFFh indicates unknown.		
0Bh	Timeout	WORD	Varies	Number of minutes before the reboot is initiated It is used after a system power cycle, system reset (local or remote), and automatic system reset. A value of 0FFFFh indicates unknown.		

SMBIOS Specification DSP0134

# 7.25 Hardware Security (Type 24)

1879

1881

1882

1883

1880 This structure describes the system-wide hardware security settings. Table 93 provides details.

NOTE This structure type was added in version 2.2 of this specification.

#### Table 93 – Hardware Security (Type 24) structure

Offset	Name	Length	Value	Description		
00h	Туре	BYTE	24	Hardware Security indicator		
01h	Length	BYTE	05h	Length of the structure		
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure		
04h	Hardware Security	BYTE	Bit-	Identifies the password and reset status for the system:		
	Settings		field	Bits 7:6 Power-on Password Status value:		
				00b Disabled		
				01b Enabled		
				10b Not Implemented		
				11b Unknown		
				Bits 5:4 Keyboard Password Status value:		
				00b Disabled		
				01b Enabled		
				10b Not Implemented		
				11b Unknown		
				Bits 3:2 Administrator Password Status value:		
				00b Disabled		
				01b Enabled		
				10b Not Implemented		
				11b Unknown		
				Bits 1:0 Front Panel Reset Status value:		
				00b Disabled		
				01b Enabled		
				10b Not Implemented		
				11b Unknown		

### 7.26 System Power Controls (Type 25)

This structure describes the attributes for controlling the main power supply to the system. Table 94 shows details.

Software that interprets this structure uses the month, day, hour, minute, and second values to determine the number of seconds until the next power-on of the system. The presence of this structure implies that a timed power-on facility is available for the system.

1889 NOTE This structure type was added in version 2.2 of the specification.

1891

1892

1893 1894

1895

1896

1897

1898

1899

1900

1901

1902

1903

Table 94 - System Power Controls (Type 25) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	25	System Power Controls indicator
01h	Length	BYTE	09h	Length of the structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Next Scheduled Power- on Month	BYTE	Varies	BCD value of the month on which the next scheduled power-on is to occur, in the range 01h to 12h; see 7.26.1
05h	Next Scheduled Power- on Day-of-month	BYTE	Varies	BCD value of the day-of-month on which the next scheduled power-on is to occur, in the range 01h to 31h; see 7.26.1
06h	Next Scheduled Power- on Hour	BYTE	Varies BCD value of the hour on which the next scheduled pow on is to occur, in the range 00h to 23h; see 7.26.1	
07h	Next Scheduled Power- on Minute	BYTE	Varies	BCD value of the minute on which the next scheduled power-on is to occur, in the range 00h to 59h; see 7.26.1
08h	Next Scheduled Power- on Second	BYTE	Varies	BCD value of the second on which the next scheduled power-on is to occur, in the range 00h to 59h; see 7.26.1

### 7.26.1 System Power Controls — Calculating the Next Scheduled Power-on Time

The DMTF System Power Controls group contains a Next Scheduled Power-on Time, specified as the number of seconds until the next scheduled power-on of the system. Management software uses the date and time information specified in the associated SMBIOS structure to calculate the total number of seconds.

Any date or time field in the structure whose value is outside of the field's specified range does not contribute to the total-seconds count. For example, if the Month field contains the value FFh the next power-on is scheduled to fall within the next month, perhaps on a specific day-of-month and time.

#### 7.27 Voltage Probe (Type 26)

This describes the attributes for a voltage probe in the system. Each structure describes a single voltage probe. Table 95 shows details.

NOTE This structure type was added in version 2.2 of this specification.

#### Table 95 – Voltage Probe (Type 26) structure

Offset	Name	Length	Value	Description	
00h	Туре	BYTE	26	Voltage Probe indicator	
01h	Length	BYTE	Varies	Length of the structure, at least 14h	
02h	Handle	WORD	Varies Handle, or instance number, associated with the structure		
04h	Description	BYTE	STRING Number of the string that contains additional descriptive information about the probe or its location		
05h	Location and Status	BYTE	Bit-field	Probe's physical location and status of the voltage monitored by this voltage probe; see 7.27.1	
06h	Maximum Value	WORD	Varies	Maximum voltage level readable by this probe, in millivolts If the value is unknown, the field is set to 8000h.	

Offset	Name	Length	Value	Description	
08h	Minimum Value	WORD	Varies	Minimum voltage level readable by this probe, in millivolts If the value is unknown, the field is set to 8000h.	
0Ah	Resolution	WORD	Varies	aries Resolution for the probe's reading, in tenths of millivolts If the value is unknown, the field is set to 8000h.	
0Ch	Tolerance	WORD	Varies	Tolerance for reading from this probe, in plus/minus millivolts If the value is unknown, the field is set to 8000h.	
0Eh	Accuracy	WORD	Varies	Accuracy for reading from this probe, in plus/minus 1/100 <sup>th</sup> of a percent If the value is unknown, the field is set to 8000h.	
10h	OEM-defined	DWORD	Varies	OEM- or firmware vendor-specific information.	
14h	Nominal Value	WORD	Varies	Nominal value for the probe's reading in millivolts If the value is unknown, the field is set to 8000h. This field is present in the structure only if the structure's length is larger than 14h.	

**DSP0134** 

# 7.27.1 Voltage Probe — Location and Status

1904

1906

1905 Table 96 provides details about the Location and Status fields.

Table 96 – Voltage Probe: Location and Status fields

Bit Range	Field Name	Value	Meaning
7:5	Status	001	Other
		010	Unknown
		011	ОК
		100	Non-critical
		101	Critical
		110	Non-recoverable
4:0	Location	00001	Other
		00010	Unknown
		00011	Processor
		00100	Disk
		00101	Peripheral Bay
		00110	System Management Module
		00111	Motherboard
		01000	Memory Module
		01001	Processor Module
		01010	Power Unit
		01011	Add-in Card

# **7.28 Cooling Device (Type 27)**

This structure describes the attributes for a cooling device in the system. Each structure describes a single cooling device. Table 97 shows details.

1910 NOTE This structure type was added in version 2.2 of this specification.

#### Table 97 – Cooling Device (Type 27) structure

Offset	Spec. Version	Name	Length	Value	Description
00h	2.2+	Туре	BYTE	27	Cooling Device indicator
01h	2.2+	Length	BYTE	Varies	Length of the structure, at least 0Ch
02h	2.2+	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	2.2+	Temperature Probe Handle	WORD	Varies	Handle, or instance number, of the temperature probe (see 7.29) monitoring this cooling device.
06h	2.2+	Device Type and Status	BYTE	Bit-field	Cooling device type and status; see 7.28.1
07h	2.2+	Cooling Unit Group	ВУТЕ	Varies	Cooling unit group to which this cooling device is associated Having multiple cooling devices in the same cooling unit implies a redundant configuration. The value is 00h if the cooling device is not a member of a redundant cooling unit. Non-zero values imply redundancy and that at least one other cooling device will be enumerated with the same value.
08h	2.2+	OEM-defined	DWORD	Varies	OEM- or firmware vendor-specific information
0Ch	2.2+	Nominal Speed	WORD	Varies  Nominal value for the cooling device's rotational speed, in revolutions-per-minute (rpm)  If the value is unknown or the cooling device is rotating, the field is set to 8000h. This field is properties in the structure only if the structure's length is latent than 0Ch.	
0Eh	2.7+	Description	BYTE	STRING	Number of the string that contains additional descriptive information about the cooling device or its location
					This field is present in the structure only if the structure's length is 0Fh or larger.

# 1912 **7.28.1 Cooling Device — Device Type and Status**

1913 Table 98 shows details about the Device Type and Status fields.

### Table 98 – Cooling Device: Device Type and Status fields

Bit Range	Field Name	Value	Meaning
7:5	Status	001	Other
		010	Unknown
		011	ОК
		100	Non-critical
		101	Critical
		110	Non-recoverable
4:0	Device Type	00001	Other
		00010	Unknown
		00011	Fan
		00100	Centrifugal Blower
		00101	Chip Fan
		00110	Cabinet Fan
		00111	Power Supply Fan
		01000	Heat Pipe
		01001	Integrated Refrigeration
		10000	Active Cooling
		10001	Passive Cooling

# 1915 **7.29 Temperature Probe (Type 28)**

1914

This structure describes the attributes for a temperature probe in the system. Each structure describes a single temperature probe. Table 99 provides details.

1918 NOTE This structure type was added in version 2.2 of this specification.

#### 1919 Table 99 – Temperature Probe (Type 28) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	28	Temperature Probe indicator
01h	Length	BYTE	Varies	Length of the structure, at least 14h
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Description	BYTE	STRING Number of the string that contains additional descriptive information about the probe or its location	
05h	Location and Status	BYTE	Bit-field Probe's physical location and the status of the temperature monitored by this temperature probe; see 7.29.1	
06h	Maximum Value	WORD	Varies Maximum temperature readable by this probe, in 1/10 <sup>th</sup> deg C If the value is unknown, the field is set to 8000h.	
08h	Minimum Value	WORD	Varies  Minimum temperature readable by this probe, in 1/10 <sup>th</sup> dep C  If the value is unknown, the field is set to 8000h.	

1923

Offset	Name	Length	Value	Description
0Ah	Resolution	WORD	Varies Resolution for the probe's reading, in 1/1000 <sup>th</sup> degrees C If the value is unknown, the field is set to 8000h.	
0Ch	Tolerance	WORD	Varies Tolerance for reading from this probe, in plus/minus 1/10 <sup>th</sup> degrees C If the value is unknown, the field is set to 8000h.	
0Eh	Accuracy	WORD	Varies Accuracy for reading from this probe, in plus/minus 1/100 percent If the value is unknown, the field is set to 8000h.	
10h	OEM-defined	DWORD	Varies	OEM- or firmware vendor-specific information
14h	Nominal Value	WORD	Varies  Nominal value for the probe's reading in 1/10 <sup>th</sup> degrees If the value is unknown, the field is set to 8000h. This fie present in the structure only if the structure's Length is la than 14h.	

# 1920 **7.29.1 Temperature Probe — Location and Status**

Table 100 provides details about the Location and Status fields.

NOTE See 6.3 for the CIM properties associated with these enumerated values.

Table 100 – Temperature Probe: Location and Status field

Bit Range	Field Name	Value	Meaning
7:5	Status	001	Other
		010	Unknown
		011	OK
		100	Non-critical
		101	Critical
		110	Non-recoverable
4:0	Location	00001	Other
		00010	Unknown
		00011	Processor
		00100	Disk
		00101	Peripheral Bay
		00110	System Management Module
		00111	Motherboard
		01000	Memory Module
		01001	Processor Module
		01010	Power Unit
		01011	Add-in Card
		01100	Front Panel Board
		01101	Back Panel Board
		01110	Power System Board
		01111	Drive Back Plane

SMBIOS Specification DSP0134

# 1924 7.30 Electrical Current Probe (Type 29)

1928

This structure describes the attributes for an electrical current probe in the system. Each structure describes a single electrical current probe. Table 101 provides details.

1927 NOTE This structure type was added in version 2.2 of this specification.

#### Table 101 – Electrical Current Probe (Type 29) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	29	Electrical Current Probe indicator
01h	Length	BYTE	Varies Length of the structure, at least 14h	
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Description	BYTE	STRING	Number of the string that contains additional descriptive information about the probe or its location
05h	Location and Status	BYTE	ENUM	Defines the probe's physical location and the status of the current monitored by this current probe; see 7.30.1
06h	Maximum Value	WORD	Varies Maximum current readable by this probe, in milliamps If the value is unknown, the field is set to 8000h.	
08h	Minimum Value	WORD	Varies Minimum current readable by this probe, in milliamps If the value is unknown, the field is set to 8000h.	
0Ah	Resolution	WORD	Varies Resolution for the probe's reading, in tenths of milliamps If t value is unknown, the field is set to 8000h.	
0Ch	Tolerance	WORD	Varies Tolerance for reading from this probe, in plus/minus millian If the value is unknown, the field is set to 8000h.	
0Eh	Accuracy	WORD	Varies	Accuracy for reading from this probe, in plus/minus 1/100 <sup>th</sup> of a percent If the value is unknown, the field is set to 8000h.
10h	OEM-defined	DWORD	Varies	OEM- or firmware vendor-specific information
14h	Nominal Value	WORD	Varies	Nominal value for the probe's reading in milliamps If the value is unknown, the field is set to 8000h. This field is present in the structure only if the structure's length is larger than 14h.

### 1929 7.30.1 Current Probe — Location and Status

1930 Table 102 provides details about the Location and Status fields.

1931 NOTE See 6.3 for the CIM properties associated with these enumerated values.

1934

1935

19361937

1938

Table 102 - Current Probe: Location and Status field

Bit Range	Field Name	Value	Meaning
7:5	Status	001	Other
		010	Unknown
		011	ОК
		100	Non-critical
		101	Critical
		110	Non-recoverable
4:0	Location	00001	Other
		00010	Unknown
		00011	Processor
		00100	Disk
		00101	Peripheral Bay
		00110	System Management Module
		00111	Motherboard
		01000	Memory Module
		01001	Processor Module
		01010	Power Unit
		01011	Add-in Card

# 1933 7.31 Out-of-Band Remote Access (Type 30)

This structure describes the attributes and policy settings of a hardware facility that may be used to gain remote access to a hardware system when the operating system is not available due to power-down status, hardware failures, or boot failures. Table 103 provides details.

NOTE This structure type was added in version 2.2 of this specification.

#### Table 103 – Out-of-Band Remote Access (Type 30) structure

Offset	Name	Length	Value	Value Description	
00h	Туре	BYTE	30 Out-of-Band Remote Access indicator		
01h	Length	BYTE	06h Length of the structure		
02h	Handle	WORD	Varies Handle, or instance number, associated with the structure		
04h	Manufacturer Name	BYTE	STRING	Number of the string that contains the manufacturer of the out-of-band access facility	

Offset	Name	Length	Value	Description		
05h	Connections	BYTE	Bit-field	Current remote-access connections:		
					Reserved for future definition by this specification; set to all zeros	
					Outbound Connection Enabled. Identifies whether (1) or not (0) the facility is allowed to initiate outbound connections to contact an alert management facility when critical conditions occur	
					Inbound Connection Enabled. Identifies whether (1) or not (0) the facility is allowed to initiate outbound connections to receive incoming connections for the purpose of remote operations or problem management	

#### 1939 7.32 Boot Integrity Services (BIS) Entry Point (Type 31)

- Structure type 31 (decimal) is reserved for use by the Boot Integrity Services (BIS). See the <u>Boot Integrity</u>

  Services API Specification for details.
- 1942 NOTE This structure type was added in version 2.3 of this specification.

### 7.33 System Boot Information (Type 32)

- The client system firmware (for example, BIOS) communicates the *System Boot Status* to the client's Preboot Execution Environment (PXE) boot image or OS-present management application through this
- 1946 structure. Table 104 provides details on this structure.
- When used in the PXE environment, for example, this code identifies the reason the PXE was initiated and can be used by boot-image software to further automate an enterprise's PXE sessions. For example,
- an enterprise could choose to automatically download a hardware-diagnostic image to a client whose
- reason code indicated either a firmware- or an operating system-detected hardware failure.
- 1951 NOTE This structure type was added in version 2.3 of this specification.

#### 1952 Table 104 – System Boot Information (Type 32) structure

Offset	Name	Length	Value Description	
00h	Туре	BYTE	32	System Boot Information structure identifier
01h	Length	BYTE	Varies Length of the structure, in bytes; at least 0Bh	
02h	Handle	WORD	Varies	
04h	Reserved	6 BYTEs	00h Reserved for future assignment by this specification; a are set to 00h	
0Ah	Boot Status	Length-10 Bytes	Varies	Status and Additional Data fields that identify the boot status See 7.33.1 for additional information.

#### 7.33.1 System boot status

1953

1954 Table 105 provides information about system boot status.

1959

1960

### Table 105 - System boot status

Description	Status	Additional Data
No errors detected	0	None
No bootable media	1	None
"normal" operating system failed to load	2	None
Firmware-detected hardware failure, including "unknown" failure types	3	None
Operating system-detected hardware failure For ACPI operating systems, the system firmware might set this reason code when the OS reports a boot failure through interfaces defined in the <u>Simple Boot Flag</u> <u>Specification</u> .	4	None
User-requested boot, usually through a keystroke	5	None
System security violation	6	None
Previously requested image This reason code allows coordination between OS-present software and the OS-absent environment. For example, an OS-present application might enable (through a platform-specific interface) the system to boot to the PXE and request a specific boot-image.	7	Varies
System watchdog timer expired, causing the system to reboot	8	None
Reserved for future assignment by this specification	9-127	Varies
Vendor/OEM-specific implementations The Vendor/OEM identifier is the "Manufacturer" string found in the System Information structure.	128- 191	Varies
Product-specific implementations The product identifier is formed by the concatenation of the "Manufacturer" and "Product Name" strings found in the System Information structure.	192- 255	Varies

# 7.34 64-Bit Memory Error Information (Type 33)

This structure describes an error within a Physical Memory Array when the error address is above 4GiB (FFFFFFFh). Table 106 provides details.

NOTE This structure type was added in version 2.3 of this specification.

# Table 106 – 64-Bit Memory Error Information (Type 33) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	33	64-bit Memory Error Information type
01h	Length	BYTE	1Fh	Length of the structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Error Type	BYTE	ENUM	Type of error that is associated with the status reported for the memory array or device See 7.19.1 for definitions.
05h	Error Granularity	BYTE	ENUM	Granularity (for example, device versus Partition) to which the error can be resolved See 7.19.2 for definitions.
06h	Error Operation	BYTE	ENUM	Memory access operation that caused the error See 7.19.3 for definitions.

Offset	Name	Length	Value	Description
07h	Vendor Syndrome	DWORD	Varies	Vendor-specific ECC syndrome or CRC data associated with the erroneous access If the value is unknown, this field contains 0000 0000h.
0Bh	Memory Array Error Address	QWORD	Varies	64-bit physical address of the error based on the addressing of the bus to which the memory array is connected If the address is unknown, this field contains 8000 0000 0000 0000h.
13h	Device Error Address	QWORD	Varies	64-bit physical address of the error relative to the start of the failing memory device, in bytes If the address is unknown, this field contains 8000 0000 0000 0000h.
1Bh	Error Resolution	DWORD	Varies	Range, in bytes, within which the error can be determined, when an error address is given If the range is unknown, this field contains 8000 0000h.

**DSP0134** 

# 7.35 Management Device (Type 34)

1967

1968

1970

The information in this structure defines the attributes of a *Management Device*. Table 107 provides details.

A *Management Device* might control one or more fans or voltage, current, or temperature probes as defined by one or more *Management Device Component* structures. See 7.36 for more information.

1966 NOTE This structure type was added in version 2.3 of this specification.

Table 107 – Management Device (Type 34) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	34	Management Device indicator
01h	Length	BYTE	0Bh	Length of the structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Description	BYTE	STRING	Number of the string that contains additional descriptive information about the device or its location
05h	Туре	BYTE	Varies	Device's type; see 7.35.1
06h	Address	DWORD	Varies	Device's address
0Ah	Address Type	BYTE	Varies	Type of addressing used to access the device; see 7.35.2

### 7.35.1 Management Device — Type

1969 Table 108 describes the byte values for the Management Device — Type field.

Table 108 – Management Device: Type field

Byte Value	Meaning			
01h	Other			
02h	Unknown			
03h	National Semiconductor LM75			

1978

Byte Value	Meaning
04h	National Semiconductor LM78
05h	National Semiconductor LM79
06h	National Semiconductor LM80
07h	National Semiconductor LM81
08h	Analog Devices ADM9240
09h	Dallas Semiconductor DS1780
0Ah	Maxim 1617
0Bh	Genesys GL518SM
0Ch	Winbond W83781D
0Dh	Holtek HT82H791

# 1971 **7.35.2 Management Device — Address Type**

1972 Table 109 describes the byte values for the Management Device — Address Type field.

Table 109 – Management Device: Address Type field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	I/O Port
04h	Memory
05h	SM Bus

# 1974 **7.36 Management Device Component (Type 35)**

This structure associates a cooling device or environmental probe with structures that define the controlling hardware device and (optionally) the component's thresholds. Table 110 provides details.

1977 NOTE This structure type was added in version 2.3 of this specification.

Table 110 - Management Device Component (Type 35) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	35	Management Device Component indicator
01h	Length	BYTE	0Bh	Length of the structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Description	BYTE	STRING	Number of the string that contains additional descriptive information about the component
05h	Management Device Handle	WORD	Varies	Handle, or instance number, of the Management Device (see 7.35) that contains this component

Offset	Name	Length	Value	Description
07h	Component Handle	WORD	Varies	Handle, or instance number, of the probe or cooling device that defines this component See 7.27, 7.28, 7.29, and 7.30.
09h	Threshold Handle	WORD	Varies	Handle, or instance number, associated with the device thresholds; see 7.37.

# 1979 **7.37 Management Device Threshold Data (Type 36)**

The information in this structure defines threshold information for a component (probe or cooling-unit) contained within a *Management Device*. Table 111 provides details.

- 1982 For each threshold field present in the structure:
- The threshold units (millivolts, milliamps, 1/10<sup>th</sup> degrees C, or RPMs) are as defined by the associated probe or cooling-unit component structure.
- 1985 If the value is unavailable, the field is set to 8000h.
- 1986 NOTE This structure type was added in version 2.3 of this specification.

#### 1987 Table 111 – Management Device Threshold Data (Type 36) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	36	Management Device Threshold Data structure indicator
01h	Length	BYTE	10h	Length of the structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Lower Threshold – Non-critical	WORD	Varies	Lower non-critical threshold for this component
06h	Upper Threshold – Non-critical	WORD	Varies	Upper non-critical threshold for this component
08h	Lower Threshold – Critical	WORD	Varies	Lower critical threshold for this component
0Ah	Upper Threshold – Critical	WORD	Varies	Upper critical threshold for this component
0ch	Lower Threshold – Non- recoverable	WORD	Varies	Lower non-recoverable threshold for this component
0eh	Upper Threshold – Non- recoverable	WORD	Varies	Upper non-recoverable threshold for this component

#### 7.38 Memory Channel (Type 37)

1988

- The information in this structure provides the correlation between a Memory Channel and its associated Memory Devices. Table 112 provides details.
- Each device presents one or more loads to the channel; the sum of all device loads cannot exceed the channel's defined maximum.
- 1993 NOTE This structure type was added in version 2.3 of this specification.

1998

1999

2000

2001

2002

2003

Table 112 - Memory Channel (Type 37) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	37	Management Device Threshold Data structure indicator
01h	Length	BYTE		Length of the structure, computed by the firmware as 7 + 3 * (Memory Device Count)
				NOTE: To allow future structure growth by appending information after the Load/Handle list, this field must not be used to determine the number of memory devices specified within the structure.
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Channel Type	BYTE	Varies	Type of memory associated with the channel; see 7.38.1
05h	Maximum Channel Load	BYTE	Varies	Maximum load supported by the channel; the sum of all device loads cannot exceed this value
06h	Memory Device Count (n)	BYTE	Varies	Number of Memory Devices (Type 11h) that are associated with this channel This value also defines the number of Load/Handle pairs that follow.
07h	Memory1 Device Load	BYTE	Varies	Channel load provided by the first Memory Device associated with this channel
08h	Memory Device1 Handle	WORD	Varies	Structure handle that identifies the first Memory Device associated with this channel
7 + 3*(n-1)	Memory Device <sub>n</sub> Load	BYTE	Varies	Channel load provided by the nth Memory Device associated with this channel
8 + 3*(n-1)	Memory Device <sub>n</sub> Handle	WORD	Varies	Structure handle that identifies the nth Memory Device associated with this channel

# 7.38.1 Memory Channel — Channel Type

1996 Table 113 describes the byte values for the Memory Channel — Channel Type field.

1997 NOTE: Enumerated values are controlled by DMTF, not by this specification.

Table 113 - Memory Channel: Channel Type field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Rambus
04h	SyncLink

# 7.39 IPMI Device Information (Type 38)

The information in this structure defines the attributes of an Intelligent Platform Management Interface (IPMI) Baseboard Management Controller (BMC). Table 114 provides the details about this structure. See the <u>Intelligent Platform Management Interface (IPMI) Interface Specification</u> for full documentation of IPMI and additional information on the use of this structure.

2007

The Type 42 structure can also be used to describe a physical management controller host interface and one or more protocols that share that interface. If IPMI is not shared with other protocols, either the Type 38 or the Type 42 structures can be used. Providing Type 38 is recommended for backward compatibility. See 7.43 for additional information on Type 42.

2008

Table 114 – IPMI Device Information (Type 38) Structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	38	IPMI Device Information structure indicator
01h	Length	BYTE	Varies	Length of the structure, a minimum of 10h
02h	Handle	WORD	Varies	
04h	Interface Type	BYTE	ENUM	Baseboard Management Controller (BMC) interface type; see 7.39.1
05h	IPMI Specification Revision	BYTE	Varies	IPMI specification revision, in BCD format, to which the BMC was designed  Bits 7:4 hold the most significant digit of the revision, while bits 3:0 hold the least significant bits.  EXAMPLE: A value of 10h indicates revision 1.0.
06h	I2C Target Address	BYTE	Varies	Target address on the I2C bus of this BMC
07h	NV Storage Device Address	BYTE	Varies	Bus ID of the NV storage device If no storage device exists for this BMC, the field is set to 0FFh.
08h	Base Address	QWORD	Varies	Base address (either memory-mapped or I/O) of the BMC If the least-significant bit of the field is a 1, the address is in I/O space; otherwise, the address is memory-mapped. See the IPMI Interface Specification for usage details.

2011

Offset	Name	Length	Value	Description
Offset 10h	Name  Base Address Modifier / Interrupt Info	BYTE	Value	Description  Base Address Modifier (This field is unused and set to 00h for SSIF.)  bit 7:6 – Register spacing 00b = Interface registers are on successive byte boundaries. 01b = Interface registers are on 32-bit boundaries. 10b = Interface registers are on 16-byte boundaries. 11b = Reserved. bit 5 – Reserved. Return as 0b. bit 4 – LS-bit for addresses: 0b = Address bit 0 = 0b 1b = Address bit 0 = 1b  Interrupt Info Identifies the type and polarity of the interrupt associated with the IPMI system interface, if any: bit 3 – Interrupt Info 1b = Interrupt information specified 0b = Interrupt information not specified bit 2 – Reserved. Return as 0b bit 1 – Interrupt Polarity 1b = active high
				ob = active nign
11h	Interrupt Number	BYTE	Varies	Interrupt number for IPMI System Interface  00h = unspecified/unsupported

# 7.39.1 IPMI Device Information — BMC Interface Type

2010 Table 115 describes the byte values for the IPMI Device Information — BMC Interface Type field.

### Table 115 - IPMI Device Information: BMC Interface Type field

Byte Value	Meaning
00h	Unknown
01h	KCS: Keyboard Controller Style
02h	SMIC: Server Management Interface Chip
03h	BT: Block Transfer
04h	SSIF: SMBus System Interface
05h to 0FFh	Reserved for future assignment by this specification

# 2012 7.40 System Power Supply (Type 39)

This structure identifies attributes of a system power supply. Table 116 provides details. One instance of this structure is present for each possible power supply in a system.

2015 NOTE This structure type was added in version 2.3.1 of this specification.

### Table 116 - System Power Supply (Type 39) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	39	Power Supply Structure indicator
01h	Length	BYTE	Varies	Length of the structure, a minimum of 10h
02h	Handle	WORD	Varies	Handle, or instance number, associated with the power supply structure
04h	Power Unit Group	ВУТЕ	Varies	Power unit group to which this power supply is associated Specifying the same Power Unit Group value for more than one System Power Supply structure indicates a redundant power supply configuration. The field's value is 00h if the power supply is not a member of a redundant power unit. Non-zero values imply redundancy and that at least one other power supply will be enumerated with the same value.
05h	Location	BYTE	STRING	Number of the string that identifies the location of the power supply
				EXAMPLES: "in the back, on the left-hand side" or "Left Supply Bay"
06h	Device Name	BYTE	STRING	Number of the string that names the power supply device
				EXAMPLE: "DR-36"
07h	Manufacturer	BYTE	STRING	Number of the string that names the company that manufactured the supply
08h	Serial Number	BYTE	STRING	Number of the string that contains the serial number for the power supply
09h	Asset Tag Number	BYTE	STRING	Number of the string that contains the Asset Tag Number
0Ah	Model Part Number	BYTE	STRING	Number of the string that contains the OEM Part Order Number
0Bh	Revision Level	BYTE	STRING	Power supply Revision String
				EXAMPLE: "2.30"
0Ch	Max Power Capacity	WORD	Varies	Maximum sustained power output in Watts Set to 8000h if unknown. Note that the units specified by DMTF for this field are milliwatts.
0Eh	Power Supply Characteristics	WORD	Varies	See 7.40.1.
10h	Input Voltage Probe Handle	WORD	Varies	Handle, or instance number, of a voltage probe (Type 26) monitoring this power supply's input voltage.
12h	Cooling Device Handle	WORD	Varies	Handle, or instance number, of a cooling device (Type 27) associated with this power supply.
14h	Input Current Probe Handle	WORD	Varies	Handle, or instance number, of the electrical current probe (Type 29) monitoring this power supply's input current.

# 7.40.1 Power supply characteristics

2018 Table 117 provides information about power supply characteristics.

2019 NOTE See 6.3 for the CIM properties associated with these enumerated values.

2022

2023

2025

Table 117 - Power supply characteristics

Bit Range	Meaning	1			
15 to 14	Reserve	d; set to 00b			
13 to 10	DMTF P	ower Supply Type			
	0001b	Other			
	0010b	Unknown			
	0011b	Linear			
	0100b	Switching			
	0101b	Battery			
	0110b	UPS			
	0111b	Converter			
	1000b	Regulator			
	1001b to	1111b — Reserved for future assignment			
9 to 7	Status				
	001b	Other			
	010b	Unknown			
	011b	OK			
	100b	Non-critical			
	101b	Critical; power supply has failed and has been taken off-line.			
6 to 3	DMTF Input Voltage Range Switching				
	0001b	Other			
	0010b	Unknown			
	0011b	Manual			
	0100b	Auto-switch			
	0101b	Wide range			
	0110b	Not applicable			
	0111b to	1111b — Reserved for future assignment			
2	1b pow	ver supply is unplugged from the wall			
1	1b pow	ver supply is present			
0	1b power supply is hot-replaceable				

# 7.41 Additional Information (Type 40)

This structure is intended to provide additional information for handling unspecified enumerated values and interim field updates in another structure. Table 118 provides details.

2024 NOTE This structure type was added in version 2.6 of this specification.

Table 118 – Additional Information (Type 40) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	40	Additional Information type

01h	Length	BYTE	Varies	Length of the structure, a minimum of 0Bh
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Number of Additional Information entries (n)	BYTE	Varies	Number of Additional Information Entries that follow
05h	Additional Information entries	Varies	Varies	Additional Information entries; see7.41.1

#### 7.41.1 Additional Information Entry format

Table 119 describes an Additional Information Entry format.

#### 2028

2032

2033

2034

2035

20362037

2038

2039

2040

2041

2044

2026

2027

#### **Table 119 – Additional Information Entry format**

Offset	Name	Length	Value	Description
00h	Entry Length	BYTE	Varies	Length of this Additional Information Entry instance; a minimum of 6
01h	Referenced Handle	WORD	Varies	Handle, or instance number, associated with the structure for which additional information is provided
03h	Referenced Offset	BYTE	Varies	Offset of the field within the structure referenced by the Referenced Handle for which additional information is provided
04h	String	BYTE	STRING	Number of the optional string to be associated with the field referenced by the <i>Referenced Offset</i>
05h	Value	Varies	Varies	Enumerated value or updated field content that has not yet been approved for publication in this specification and therefore could not be used in the field referenced by <i>Referenced Offset</i>
				NOTE: This field is the same type and size as the field being referenced by this Additional Information Entry.

The following guidance applies to using this structure to provide additional information for an enumerated value field, such as processor type:

- If a value has been proposed:
  - Set the field in the original structure to "Other."
  - Use the proposed value in the value field of the Additional Information Entry that references the enumerated field in the original structure.
  - The Additional Information Entry String field may also be used to uniquely describe this new item (for example the CPU ID string).
  - If a value has not been proposed:
    - The field in the original structure and the Additional Information Entry Value field that references it should both be set to "Other."
    - The Additional Information Entry String field should be filled to uniquely describe this new item (for example the CPU ID string).
- The following guidance is given for using this structure to provide additional information for a field update:
- If a change has been proposed:
  - Set the field in the original structure as best as possible using only fully approved settings.

DSP0134 SMBIOS Specification

2045 – Place the modified value in the value field of the Additional Information Entry that references the field in the original structure.

- The Additional Information Entry String field may also be used to uniquely describe this modification.
- If a change has not been proposed:

2047

2048

2049

2050

2051 2052

2053

2054

2055

2062 2063

2064

2065

- The field in the original structure and Additional Information Entry Value field that references it should both be set to the same value (the best possible value using only fully approved settings).
- The Additional Information Entry String field should be filled to uniquely describe what needs to be modified (for example, "XYZ capability needs to be defined").

### 7.42 Onboard Devices Extended Information (Type 41)

The information in this structure defines the attributes of devices that are onboard (soldered onto) a system element, usually the baseboard. Table 120 provides details.

In general, an entry in this table implies that the firmware has some level of control over the enablement of the associated device for use by the system.

To describe multi-function devices, use one type 41 structure per function, and one type 14 (Group Association) structure referencing all the function handles.

NOTE This structure replaces Onboard Device Information (Type 10) starting with version 2.6 of this specification. Firmware providers can choose to implement both types to allow existing SMBIOS browsers to properly display the system's onboard devices information.

#### Table 120 - Onboard Devices Extended Information (Type 41) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	41	Onboard Devices Extended Information
01h	Length	BYTE	0Bh	Length of the structure
02h	Handle	WORD	Varies	
04h	Reference Designation	BYTE	String	String number of the onboard device reference designation See 7.42.1.
05h	Device Type	BYTE	ENUM	Bit 7 – Device Status:
				1 – Device Enabled
				0 – Device Disabled
				Bits 6:0 – Type of Device (see 7.42.2)
06h	Device Type Instance	BYTE	Varies	See 7.42.3
07h	Segment Group Number	WORD	Varies	See 7.42.4
09h	Bus Number	BYTE	Varies	See 7.42.4
0Ah	Device/Function	BYTE	Bit	Bits 7:3 – Device number
	Number		Field	Bits 2:0 – Function number
				See 7.42.4

SMBIOS Specification DSP0134

#### 7.42.1 Reference Designation

2066

2068

2070

The *Reference Designation* string is typically the silkscreen label.

#### 7.42.2 Onboard Device Types

Table 121 describes the byte values for the Onboard Device Types field.

Table 121 - Onboard Device Types field

Byte Value	Meaning
01h	Other
02h	Unknown
03h	Video
04h	SCSI Controller
05h	Ethernet
06h	Token Ring
07h	Sound
08h	PATA Controller
09h	SATA Controller
0Ah	SAS Controller
0Bh	Wireless LAN
0Ch	Bluetooth
0Dh	WWAN
0Eh	eMMC (embedded Multi-Media Controller)
0Fh	NVMe Controller
10h	UFS Controller

### 2071 **7.42.3 Device Type Instance**

2072 Device Type Instance is a unique value (within a given onboard device type) used to indicate the order 2073 the device is designated by the system. For example, a system with two identical Ethernet NICs may 2074 designate one NIC (with higher Bus/Device/Function=15/0/0) as the first onboard NIC (instance 1) and 2075 the other NIC (with lower Bus/Device/Function=3/0/0) as the second onboard NIC (instance 2).

#### 7.42.4 Segment Group Number, Bus Number, Device/Function Number

- 2077 For devices that are not of types PCI, AGP, PCI-X, or PCI-Express and that do not have
- bus/device/function information, 0FFh should be populated in the fields of Segment Group Number, Bus
- 2079 Number, Device/Function Number.
- 2080 Segment Group Number is defined in the <u>PCI Firmware Specification</u>. The value is 0 for a single-segment
- 2081 topology.

2076

2089

2090

2091 2092

2093

2094 2095

2096

2097

2098

2099

2100

### 7.43 Management Controller Host Interface (Type 42)

The information in this structure defines the attributes of a Management Controller Host Interface that is not discoverable by "Plug and Play" mechanisms. Table 122 provides details. The Type 42 structure can be used to describe a physical management controller host interface and one or more protocols that share that interface.

Type 42 should be used for management controller host interfaces that use protocols other than IPMI or that use multiple protocols on a single host interface type.

This structure should also be provided if IPMI is shared with other protocols over the same interface hardware. If IPMI is not shared with other protocols, either the Type 38 or the Type 42 structures can be used. Providing Type 38 is recommended for backward compatibility. The structures are not required to be mutually exclusive. Type 38 and Type 42 structures may be implemented simultaneously to provide backward compatibility with IPMI applications or drivers that do not yet recognize the Type 42 structure. See the <a href="Intelligent Platform Management Interface (IPMI)">Interface Specification</a> for full documentation of IPMI and additional information on the use of this structure with IPMI.

Table 122 – Management Controller Host Interface (Type 42) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	42	Management Controller Host Interface structure indicator
01h	Length	BYTE	Varies	Length of the structure, a minimum of 0Bh
02h	Handle	WORD	Varies	
04h	Interface Type	BYTE	ENUM	Management Controller Interface Type (see 7.43.1)
05h	Interface Type Specific Data Length	BYTE	N	
06h	Interface Type Specific Data	N BYTEs	Varies	Management Controller Host Interface Data, as specified by the Interface Type  This field has a minimum of four bytes. If interface type = OEM, the first four bytes are the vendor ID (MSB first), as assigned by the Internet Assigned Numbers Authority (IANA). This format uses the "Enterprise Number" that is assigned and maintained by IANA (www.iana.org) as the means of identifying a particular vendor, company, or organization.  For MCTP Host Interfaces, this field is defined in the MCTP Host Interface specification (DSP0256), Locating MCTP Host Interfaces via SMBIOS tables subclause.
06h + N	Number of Protocol Records	BYTE	Х	X number of Protocol Records for this Host Interface Type
07h + N	Protocol Records	M BYTEs	Varies	Protocol Records (see Table 123)

In SMBIOS 3.2, a Change Request is applied to this structure to add the information that is required to completely parse the structure.

The addition of the Interface Type Specific Data Length field may cause parser compatibility issue in versions earlier than SMBIOS 3.2 when Interface Type = OEM.

Version 3.9.0 Published 141

Before SMBIOS 3.2 when Interface Type = OEM, the first four bytes following the Interface Type field is the IANA-assigned vendor ID.

2103

**Table 123 – Protocol Record Data Format** 

Offset	Name	Length	Value	Description
00h	Protocol Type	BYTE	ENUM	Protocol Type. See 7.43.2 for protocol type definitions.
01h	Protocol Type Specific Data Length	BYTE	N	
02h	Protocol Type Specific Data	N BYTEs	Varies	For the MCTP Protocol Type, this field is defined in the MCTP Host Interface specification (DSP0256), Locating MCTP Host Interfaces via SMBIOS tables subclause.

### 7.43.1 Management Controller Host Interface — Interface Types

2105 Table 124 describes the possible values for the *Interface Type* field.

2106

2107

2109

2104

**Table 124 – Management Controller Host Interface Types** 

Value	Description
00h – 3Fh	MCTP Host Interfaces – See <u>DSP0239</u> for the definition and assignment of MCTP host interface type values
40h	Network Host Interface – See <u>DSP0270</u> for the definition and details of the Network Host Interface type
F0h	OEM-defined
All others	Reserved

### 7.43.2 Management Controller Host Interface — Protocol Types

2108 Table 125 describes the possible values for the *Protocol 1...n Type* fields.

Table 125 – Management Controller Host Interface Protocol Types

Value	Description
00h	Reserved
01h	Reserved
02h	IPMI: Intelligent Platform Management Interface: See IPMI Appendix C1
03h	MCTP: Management Component Transport Protocol: See <u>DSP0236</u> for the definition and details of the MCTP protocol type
04h	Redfish over IP: See <u>DSP0270</u> for the definition and details of the Redfish over IP protocol type
F0h	OEM-defined
All others	Reserved

2110

# 2111 **7.44 TPM Device (Type 43)**

### 2112

Table 126 - TPM Device (Type 43) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	43	TPM Device
01h	Length	BYTE	1Fh	Length of the structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Vendor ID	4 BYTEs	Varies	Specified as four ASCII characters, as defined by TCG Vendor ID (see CAP_VID in TCG Vendor ID Registry).
				For example:
				Vendor ID string of "ABC" = (41h 42h 43h 00h)
				Vendor ID string of "ABCD" = (41h 42h 43h 44h)
08h	Major Spec Version	BYTE	Varies	Major TPM version supported by the TPM device. For example, the value is 01h for TPM v1.2 and is 02h for TPM v2.0.
09h	Minor Spec Version	BYTE	Varies	Minor TPM version supported by the TPM device. For example, the value is 02h for TPM v1.2 and is 00h for TPM v2.0.
0Ah	Firmware Version 1	DWORD	Varies	For <i>Major Spec Version</i> 01h, this field contains the TPM_VERSION structure defined in the TPM Main Specification, Part 2, Section 5.3.
				For <i>Major Spec Version</i> 02h, this field contains the most significant 32 bits of a TPM vendor-specific value for firmware version (see TPM_PT_FIRMWARE_VERSION_1 in TPM Structures specification).
0Eh	Firmware	DWORD	Varies	For Major Spec Version 01h, this field contains 00h.
	Version 2			For <i>Major Spec Version</i> 02h, this field contains the least significant 32 bits of a TPM vendor-specific value for firmware version (see TPM_PT_FIRMWARE_VERSION_2 in TPM Structures specification).
12h	Description	BYTE	STRING	String number of descriptive information of the TPM device.
13h	Characteristics	QWORD	Varies	TPM device characteristics information (see 7.44.1)
1Bh	OEM-defined	DWORD	Varies	OEM- or firmware vendor-specific information

### 2113 **7.44.1 TPM Device Characteristics**

#### 2114

**Table 127 – TPM Device Characteristics** 

DWORD Bit Position	Meaning if Set
Bit 0	Reserved.
Bit 1	Reserved.
Bit 2	TPM Device Characteristics are not supported.
Bit 3	Family configurable via firmware update; for example, switching between TPM 1.2 and TPM 2.0.
Bit 4	Family configurable via platform software support, such as Firmware Setup; for example, switching between TPM 1.2 and TPM 2.0.

DWORD Bit Position	Meaning if Set
Bit 5	Family configurable via OEM proprietary mechanism; for example, switching between TPM 1.2 and TPM 2.0.
Bits 6:63	Reserved.

#### 2115 **7.45 Processor Additional Information (Type 44)**

The information in this structure defines the processor additional information in case SMBIOS type 4 is not sufficient to describe processor characteristics. The SMBIOS type 44 structure has a reference handle field to link back to the related SMBIOS type 4 structure. There may be multiple SMBIOS type 44 structures linked to the same SMBIOS type 4 structure. For example, when cores are not identical in a processor, SMBIOS type 44 structures describe different core-specific information.

SMBIOS type 44 defines the standard header for the processor-specific block (see 7.45.1), while the contents of processor-specific data are maintained by processor architecture workgroups or vendors in separate documents (see 7.45.2).

Table 128 – Processor Additional Information (Type 44) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	44	Processor Additional Information
01h Length BYTE 6+		6 + Y	Length of the structure. Y is the length of <i>Processor-specific Block</i> specified at offset 06h.	
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Referenced WORD Va		Varies	Handle, or instance number, associated with the <i>Processor</i> structure (SMBIOS type 4) which the <i>Processor Additional Information</i> structure describes.
06h Processor- Varies Specific Block (Y)		Varies (Y)	Varies	Processor-specific block (see Table 129)

### 7.45.1 Processor-specific Block

2121

2122

2123

2124

2125

2128

2126 The *Processor-specific Block* is the standard container of processor-specific data.

#### 2127 Table 129 – Processor-Specific Block Format

Offset	Name	Length	Value	Description
00h	Block Length	BYTE	Varies (N)	Length of Processor-specific Data
01h	Processor Type	BYTE	Varies	The processor architecture delineated by this Processor-specific Block. (See Table 130)
02h	Processor-Specific N Data BYTEs		Varies	Processor-specific data. (See subclause 7.45.2)

#### Table 130 – Processor Architecture Types

Byte value	Meaning	Reference
00h	Reserved	None

Byte value	Meaning	Reference
01h	IA32 (x86)	None
02h	x64 (x86-64, Intel64, AMD64, EM64T)	None
03h	Intel® Itanium® architecture	None
04h	32-bit ARM (Aarch32)	None
05h	64-bit ARM (Aarch64)	See 7.45.2.3 for Arm64 Processor Processor-specific Data
06h	32-bit RISC-V (RV32)	See 7.45.2.1 for RISC-V Processor Processor-specific Data
07h	64-bit RISC-V (RV64)	
08h	128-bit RISC-V (RV128)	
09h	32-bit LoongArch (LoongArch32)	See 7.45.2.2 for LoongArch Processor Processor-specific
0Ah	64-bit LoongArch (LoongArch64)	Data

## 2129 7.45.2 Processor-Specific Data

The format of processor-specific data varies between different processor architecture and is maintained in a separate document according to each processor architecture. See the following subclauses.

# 7.45.2.1 RISC-V Processor Processor-Specific Data

2133 See <a href="https://github.com/riscv-non-isa/riscv-brs/blob/main/smbios.adoc">https://github.com/riscv-non-isa/riscv-brs/blob/main/smbios.adoc</a> for the RISC-V processor-specific data block.

#### 2135 7.45.2.2 LoongArch Processor Processor-specific Data

For LoongArch processor-specific data blocks and more additional information, please refer to <a href="https://github.com/loongson/loongarch-smbios">https://github.com/loongson/loongarch-smbios</a>.

## 2138 7.45.2.3 64-bit ARM (Aarch64) Processor Processor-specific Data

The 64-bit ARM (Aarch64) processor-specific data are defined below:

2140

2141

2139

2132

#### Table 131 – 64-bit ARM (AArch64) Processor Processor-specific Data

Offset	Name	ByteLength	Value	Description
00h	Revision	2	0100h	Revision of the 64-bit Arm (Aarch64) Processor Specific Data
				Bits 15:8 Major revision
				Bits 7:0 Minor revision
02h	Length	1	8+N	Length of Processor-specific Data
03h	Reserved	1	0	Reserved for future use. Must be zero.

04h	Vendor ID	2	Varies	JEP-106 code for the processor vendor or Silicon Provider (SiP)
				Bits [14:8] JEP-106 bank index for the SiP (see JEDEC-JEP106)  Bits [7:0] JEP-106 identification code with parity bit for the SiP (see JEDEC-JEP106)  As an example, the value of JEP-106 manufacturer code for Arm is: Bits[30:24] = 04h (the bank index is equal to the continuation
				code bank number -1), and Bits [7:0] = 3Bh
06h	Sub-type	1	ENUM	0 - AArch64 Architecture data (see Table 132 – AArch64 Architecture Data)
				1 - Vendor specific data (refer to vendor specific documentation)
				All other values are reserved.
				NOTE: A type 44 structure contains a particular AArch64 Processor Specific Data Sub-type. The system can have at most one Type 44 structure for each Sub-type. It is legal for a system to contain multiple Type 44 structures with different Sub-type values.
07h	Reserved	1	0	Reserved for future use. Must be zero.
08h	Sub-type Specific Data	N	Varies	For Vendor Specific Data (sub-type=1), please refer to processor vendor (SiP) documentation.

2143

# Table 132 – AArch64 Architecture Data

Offset	Name	ByteLength	Value	Description
00h	Version	2	1	Version of the AArch64 Architecture Data.
02h	Length	1	A8h	Length, in bytes, of the AArch64 Architecture Data.
03h	Reserved	1	0	Reserved for future use. Must be zero.
04h	Reserved	4	0	Reserved for future use. Must be zero.
08h	ID_AA64AFR0_EL1	8	Bit field	Auxiliary Feature Register 0, see Arm A-profile Architecture for the bit-field definitions.
10h	ID_AA64AFR1_EL1	8	Bit field	Auxiliary Feature Register 1, see Arm A-profile Architecture for the bit-field definitions.
18h	ID_AA64DFR0_EL1	8	Bit field	Debug Feature Register 0, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
20h	ID_AA64DFR1_EL1	8	Bit field	Debug Feature Register 1, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
28h	ID_AA64DFR2_EL1	8	Bit field	Debug Feature Register 2, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
30h	ID_AA64FPFR0_EL1	8	Bit field	Floating-point Feature Register 0, see <i>Arm A-profile Architecture</i> for the bit-field definitions.

38h	ID_AA64ISAR0_EL1	8	Bit field	Instruction Set Attribute Register 0, see Arm A-profile Architecture for the bit-field definitions.
40h	ID_AA64ISAR1_EL1	8	Bit field	Instruction Set Attribute Register 1, see Arm A-profile Architecture for the bit-field definitions.
48h	ID_AA64ISAR2_EL1	8	Bit field	Instruction Set Attribute Register 2, see Arm A-profile Architecture for the bit-field definitions.
50h	ID_AA64ISAR3_EL1	8	Bit field	Instruction Set Attribute Register 3, see Arm A-profile Architecture for the bit-field definitions.
58h	ID_AA64MMFR0_EL1	8	Bit field	Memory Model Feature Register 0, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
				The ID_AA64MMFR0_EL1 register contains the field PARange, which is allowed to differ between CPUs in a given system. On such systems, the smallest PARange value, out of all CPUs in the system, must be used in this table.
60h	ID_AA64MMFR1_EL1	8	Bit field	Memory Model Feature Register 1, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
68h	ID_AA64MMFR2_EL1	8	Bit field	Memory Model Feature Register 2, see Arm A-profile Architecture for the bit-field definitions.
70h	ID_AA64MMFR3_EL1	8	Bit field	Memory Model Feature Register 3, see Arm A-profile Architecture for the bit-field definitions.
78h	ID_AA64MMFR4_EL1	8	Bit field	Memory Model Feature Register 4, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
80h	ID_AA64PFR0_EL1	8	Bit field	Processor Feature Register 0, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
88h	ID_AA64PFR1_EL1	8	Bit field	Processor Feature Register 1, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
90h	ID_AA64PFR2_EL1	8	Bit field	Processor Feature Register 2, see Arm A-profile Architecture for the bit-field definitions.
98h	ID_AA64SMFR0_EL1	8	Bit field	SME Feature ID Register 0, see <i>Arm A-profile Architecture</i> for the bit-field definitions.
A0h	ID_AA64ZFR0_EL1	8	Bit field	SVE Feature ID Register 0, see <i>Arm A-profile Architecture</i> for the bit-field definitions.

2145

2148

2155

# 7.45.2.4 x64 (x86-64, Intel64, AMD64, EM64T) Processor Specific Data

For x86 (x86-64, Intel64, AMD64, EM64T) processor specific data blocks and additional information, please refer to <a href="https://github.com/intel/smbios">https://github.com/intel/smbios</a>.

# 7.46 Firmware Inventory Information (Type 45)

The information in this structure defines an inventory of firmware components in the system. This can include firmware components such as platform firmware, BMC, as well as firmware for other devices in the system. The information can be used by software to display the firmware inventory in a uniform manner. It can also be used by a management controller, such as a BMC, for remote system

2153 management. This structure is not intended to replace other standard programmatic interfaces for

2154 firmware updates.

One Type 45 structure is provided for each firmware component.

2156 NOTE: This structure type was added in version 3.5 of this specification.

# 2157 Table 133 – Firmware Inventory Information (Type 45) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	45	Firmware Inventory Information
01h	Length	BYTE	Varies	Length of this structure, computed by the platform firmware as 24 + (2 *n), where n is the Number of Associated Components.
				NOTE: To allow future structure growth by appending information after the Associated Components Handles list, this field must not be used to determine the number of Associated Components Handles specified within the structure.
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	Firmware	BYTE	STRING	String number of the Firmware Component Name.
	Component Name			EXAMPLE: 'BMC Firmware',0
05h	Firmware Version	BYTE	STRING	String number of the Firmware Version of this firmware. The format of this value is defined by the <i>Version Format</i> .
06h	Version Format	BYTE	Varies	See 7.46.1
07h	Firmware ID	BYTE	STRING	String number of the Firmware ID of this firmware. The format of this value is defined by the <i>Firmware ID Format</i> .
08h	Firmware ID Format	BYTE	Varies	See 7.46.2
09h	Release Date	BYTE	STRING	String number of the firmware release date.
				The date string, if supplied, follows the Date-Time values format, as defined in DSP0266.
				EXAMPLE: '2021-05-15T04:14:33+06:00',0
				EXAMPLE: When the time is unknown or not specified: '2021-05-15T00:00:00Z',0
0Ah	Manufacturer	BYTE	STRING	String number of the manufacturer or producer of this firmware.
0Bh	Lowest Supported Firmware Version	BYTE	STRING	String number of the lowest version to which this firmware can be rolled back to. The format of this value is defined by the <i>Version Format</i> .
0Ch	Image Size	QWORD	Varies	Size of the firmware image that is currently programmed in the device, in bytes. If the Firmware Image Size is unknown, the field is set to FFFFFFFFFFFFFF.
14h	Characteristics	WORD	Bit Field	Firmware characteristics information. See 7.46.3.
16h	State	BYTE	Varies	Firmware state information. See 7.46.4.
17h	Number of Associated Components (n)	BYTE	Varies	Defines how many Associated Component Handles are associated with this firmware.

18h	Associated Component Handles	n WORDs	Varies	Lists the SMBIOS structure handles that are associated with this firmware, if any. Value of <i>Number of Associated Components</i> field (n) defines the count.
				NOTE: This list may contain zero or more handles to any SMBIOS structure that represents a device with a firmware component. For example, this may include:
				<ul> <li>Type 9 handle (for describing the firmware of a device in a slot)</li> </ul>
				<ul> <li>Type 17 handle (for describing the firmware of a memory device)</li> </ul>
				<ul> <li>Type 41 handle (for describing the firmware of an onboard device)</li> </ul>
				<ul> <li>Type 43 handle (for describing the firmware of a TPM device)</li> </ul>

#### 2158 **7.46.1 Version Format**

Table 134 describes the format of the *Firmware Version* and the *Lowest Supported Firmware Version* fields.

#### 2161

**Table 134 – Version Formats** 

Value	Description
00h	The format is a free-form string that is implementation specific.
	EXAMPLE: '1.45.455b66-rev4',0
01h	The format is "MAJOR.MINOR", where MAJOR and MINOR are decimal string representations of the numeric values of the major/minor version numbers.
	EXAMPLE: '1.45',0
02h	The format is a C-style hexadecimal string representation of the 32-bit numeric value of the version, in the format of "0xhhhhhhhh." Each h represents a hexadecimal digit (0-f).
	EXAMPLE: '0x0001002d',0
03h	The format is a C-style hexadecimal string representation of the 64-bit numeric value of the version, in the format of "0xhhhhhhhhhhhhhhhhh." Each h represents a hexadecimal digit (0-f).
	EXAMPLE: '0x000000010000002d',0
04h – 7Fh	Available for future assignment by this specification
80h-FFh	Firmware Vendor/OEM-specific

# 2162 **7.46.2 Firmware ID Format**

Table 135 describes the format of the *Firmware ID* field.

# 2164

Table 135 - Firmware ID Formats

Value	Description
00h	The format is a free-form string that is implementation specific.
	EXAMPLE: '35EQP72B',0

Value	Description
01h	The format is a string representation of the UEFI ESRT FwClass GUID or the UEFI Firmware Management Protocol ImageTypeId, as defined by the UEFI Specification. To represent the GUID, the string is formatted using the 36-character UUID string format specified in RFC4122: "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	EXAMPLE: '1624a9df-5e13-47fc-874a-df3aff143089',0
02h – 7Fh	Available for future assignment by this specification
80h-FFh	Firmware Vendor/OEM-specific

# 2165 **7.46.3 Firmware Inventory Characteristics Information**

2166 Table 136 shows some characteristics defined for this firmware.

2167

2168

2171

#### Table 136 – Firmware Inventory Characteristics

WORD Bit Position	Meaning if Set
0	Updatable: This firmware can be updated by software.
1	Write-Protect: This firmware is in a write-protected state.
2-15	Reserved.

# 7.46.4 Firmware Inventory State Information

Table 137 defines the state information for this firmware. These values correspond to Redfish Status. State property enumeration values, which DSP2046 defines.

**Table 137 – Firmware Inventory State Information** 

Value	Meaning
01h	Other
02h	Unknown
03h	Disabled: This firmware component is disabled.
04h	Enabled: This firmware component is enabled.
05h	Absent: This firmware component is either not present or not detected
06h	StandbyOffline: This firmware is enabled but awaits an external action to activate it.
07h	StandbySpare: This firmware is part of a redundancy set and awaits a failover or other external action to activate it.
08h	UnavailableOffline: This firmware component is present but cannot be used.

# 2172 **7.47 String Property (Type 46)**

This structure defines a string property for another structure. This allows adding string properties that are common to several structures without having to modify the definitions of these structures. Multiple type 46 structures can add string properties to the same parent structure.

2176 NOTE: This structure type was added in version 3.5 of this specification.

Table 138 – String Property (Type 46) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	46	String Property
01h	Length	BYTE	9	Length of this structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure
04h	String Property ID	WORD	Varies	See 7.47.1
06h	String Property Value	BYTE	STRING	String number
07h	Parent handle	WORD	Varies	Handle corresponding to the structure this string property applies to

# 2178 **7.47.1 String property ID**

2179 This field identifies the string property described in the structure.

#### 2180

#### **Table 139 – String Property IDs**

Value	Meaning
0	Reserved – do not use
1	UEFI device path – string representation of a UEFI device path, as converted by EFI_DEVICE_PATH_TO_TEXT_PROTOCOL. ConvertDevicePathToText() and then converted to UTF-8
2-32767	Reserved for future DMTF use
32768- 49151	Reserved for Firmware vendor use
49152- 65535	Reserved for OEM use

# 2181 **7.48 Inactive (Type 126)**

This structure definition supports a system implementation where the SMBIOS structure-table is a superset of all supported system attributes and provides a standard mechanism for the platform firmware to signal that a structure is currently inactive and should not be interpreted by the upper-level software.

Table 140 provides details.

For example, a portable system might include *System Slot* structures that are reported only when the portable is docked. An undocked system would report those structures as *Inactive*. When the system is docked, the system-specific software would change the Type structure from *Inactive* to the *System Slot* 

2189 equivalent.

Upper-level software that interprets the SMBIOS structure-table should bypass an *Inactive* structure just as it would for a structure type that the software does not recognize.

2192 NOTE This structure type was added in version 2.2 of this specification.

2193

Table 140 - Inactive (Type 126) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	126	Inactive structure indicator

Offset	Name	Length	Value	Description
01h	Length	BYTE	Varies	Length of the structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure

# 2194 **7.49 End-of-Table (Type 127)**

- This structure type identifies the end of the structure table that might be earlier than the last byte within the buffer specified by the structure. Table 141 provides details.
- To ensure backward compatibility with management software written to previous versions of this specification, a system implementation should use the end-of-table indicator in a manner similar to the *Inactive (Type 126)* structure type; the structure table is still reported as a fixed-length, and the entire length of the table is still indexable. If the end-of-table indicator is used in the last physical structure in a table, the field's length is encoded as 4.
- 2202 NOTE This structure type was added in version 2.2 of this specification.

#### 2203 Table 141 – End-of-Table (Type 127) structure

Offset	Name	Length	Value	Description
00h	Туре	BYTE	127	End-of-table indicator
01h	Length	BYTE	Varies	Length of the structure
02h	Handle	WORD	Varies	Handle, or instance number, associated with the structure

2204

DSP0134 SMBIOS Specification

2205					ANNEX A			
2206					(informative)			
2207					,			
2208					Conformance guidelines			
2209	The	e follov	wing co	nforma	nce requirements apply for SMBIOS 3.7 or later implementations.			
2210	1.	Anchor string verification:						
2211 2212		1			atform with non-UEFI firmware, the table anchor string "_SM_" or "_SM3_" is present in the range F0000h to FFFFFh on a 16-byte boundary.			
2213 2214 2215		1			atform with UEFI firmware, the EFI Configuration Table contains an entry for the SMBIOS SMBIOS_TABLE_GUID) or SMBIOS 3.x GUID (SMBIOS3_TABLE_GUID) with a valid			
2216	2.	Table	e entry-p	oint veri	fication:			
2217		2.1	32-bit e	entry poi	nt:			
2218			2.1.	1	The Entry Point Length field value is at least 1Fh.			
2219			2.1.	2	The entry-point checksum evaluates to 0.			
2220			2.1.	3	The SMBIOS version (Major.Minor) is at least 3.7.			
2221			2.1.	4	The Intermediate Anchor String is "_DMI_"			
2222			2.1.	5	The intermediate checksum evaluates to 0.			
2223		2.2	64-bit e	entry poi	nt:			
2224			2.2.	1	The Entry Point Length field value is at least 18h.			
2225			2.2.	2	The entry-point checksum evaluates to 0.			
2226			2.2.	3	The SMBIOS version (Major.Minor) is at least 3.7.			
2227			2.2.	4	The Entry Point Revision is 01h.			
2228			2.2.	5	The Structure Table Address is a valid 64-bit physical address.			
2229	3.	The s	structure	-table is	traversable and conforms to the entry-point specifications:			
2230 2231		3.1		ucture-t oint stru	able's linked-list is traversable within the length and structure-count bounds specified by the cture.			
2232 2233		3.2		erall size	e of the structure table is less than or equal to the Structure Table Length specified by the cture.			
2234		3.3	Each s	tructure'	s length must be at least 4 (the size of a structure header).			
2235		3.4	No stru	cture ha	andle number is repeated.			
2236		3.5	The las	st structu	ure is the end-of-table (7Fh).			
2237 2238		3.6		mber of ry-point.	structures found within the table equals the Number of SMBIOS Structures field present in			
2239 2240		3.7			structure size (formatted area plus its string-pool) is less than or equal to the Maximum specified by the entry-point.			
2241	4.	Requ	ired stru	ctures a	and corresponding data are present (see 6.2):			
2242		4.1	Platforr	m Firmw	rare Information (Type 0)			
2243			4.1.1	One a	nd only one structure of this type is present.			
2244			4.1.2	The st	ructure Length field is at least 18h.			

SMBIOS Specification DSP0134

2245		4.1.3	Firmware Version string is present and non-null.
2246		4.1.4	Firmware Release Date string is present, non-null, and includes a 4-digit year.
2247		4.1.5	Firmware Characteristics: bits 3:0 are all 0, and at least one of bits 31:4 is set to 1.
2248	4.2	System	Information (Type 1)
2249		4.2.1	One and only one structure of this type is present.
2250		4.2.2	The structure Length field is at least 1Bh.
2251		4.2.3	Manufacturer string is present and non-null.
2252		4.2.4	Product Name string is present and non-null.
2253		4.2.5	UUID field is neither 00000000 00000000 nor FFFFFFF.
2254		4.2.6	Wake-up Type field is neither 00h (Reserved) nor 02h (Unknown).
2255	4.3	System	Enclosure (Type 3)
2256		4.3.1	One or more structures of this type is present.
2257		4.3.2	The structure length is at least 0Dh.
2258		4.3.3	The Manufacturer string is present and non-null in each structure.
2259		4.3.4	Type field is neither 00h (Reserved) nor 02h (Unknown).
2260	4.4	Process	sor Information (Type 4)
2261 2262		4.4.1	The number of structures defines the maximum number of processors supported by the system; at least one structure with a Processor Type field of "Central Processor" must be present.
2263		4.4.2	Each structure's length is at least 20h.
2264		4.4.3	Socket Designation string is present and non-null.
2265		4.4.4	Processor Type field is neither 00h (Reserved) nor 02h (Unknown).
2266		4.4.5	(*)Processor Family field is neither 00h (Reserved) nor 02h (Unknown).
2267		4.4.6	(*)Processor Manufacturer string is present and non-null.
2268		4.4.7	Max Speed field is non-0.
2269		4.4.8	(*)CPU Status sub-field of the Status field is not 0 (Unknown).
2270		4.4.9	Processor Upgrade field is neither 00h (Reserved) nor 02h (Unknown).
2271 2272		4.4.10	Lx (x=1,2,3) Cache Handle fields, if not set to 0xFFFF, reference Cache Information (Type 7) structures.
2273 2274	NOTE "CPU Pop		receded by (*) are checked only if the CPU Socket Populated sub-field of the Status field is set to
2275	4.5	Cache	Information (Type 7)
2276		4.5.1	One structure is present for each external-to-the-processor cache.
2277		4.5.2	Each structure's Length is at least 13h.
2278 2279		4.5.3	Socket Designation string is present and non-null if the cache is external to the processor (Location sub-field of Cache Configuration field is 01b).
2280 2281		4.5.4	Operational Mode and Location sub-fields of the Cache Configuration field are not 11b (Unknown).
2282	4.6	System	Slots (Type 9)
2283		4.6.1	One structure is present for each upgradeable system slot.
2284		4.6.2	Each structure's Length is at least 0Dh.
2285		4.6.3	Slot Designation string is present and non-null.

2286		4.6.4	Slot Type is neither 00h (Reserved) nor 02h (Unknown).
2287		4.6.5	Slot Data Bus Width is neither 00h (Reserved) or 02h (Unknown).
2288 2289		4.6.6	Current Usage is not set to 00h (Reserved). If the "Slot Type" provides device presence-detect capabilities (for example, PCI or AGP), Current Usage is not set to 02h (Unknown).
2290		4.6.7	Slot ID is set to a meaningful value.
2291		4.6.8	Slot Characteristics 1, bit 0, is not set to 1.
2292	4.7	Physica	l Memory Array (Type 16)
2293		4.7.1	At least one structure is present with "Use" set to 03h (System memory).
2294		4.7.2	Each structure's length is at least 0Fh.
2295		4.7.3	Location is neither 00h (Reserved) nor 02h (Unknown).
2296		4.7.4	Use is neither 00h (Reserved) nor 02h (Unknown).
2297		4.7.5	Memory Error Correction is neither 00h (Reserved) nor 02h (Unknown).
2298 2299		4.7.6	Either Maximum Capacity or Extended Maximum Capacity must be set to a known, non-zero value.
2300 2301		4.7.7	Number of Memory Devices is not 0 and equals the number of Memory Device (Type 17) structures that reference the handle of the Physical Memory Array structure.
2302	4.8	Memory	Device (Type 17)
2303 2304 2305 2306 2307		4.8.1	For each Physical Memory Array, there must be "Number of Memory Devices" Memory Device structures that map back (through the Handle) to the referencing memory array. One structure is required for each socketed system-memory device, whether or not the socket is currently populated. If the system includes soldered-on system memory, one additional structure is required to identify that memory device.
2308		4.8.2	Each structure's length is at least 15h.
2309		4.8.3	Memory Array Handle references a Physical Memory Array (Type 16) structure.
2310		4.8.4	Total Width is not 0FFFFh (Unknown) if the memory device is installed. (Size is not 0.)
2311		4.8.5	Data Width is not 0FFFFh (Unknown).
2312 2313		4.8.6	For Memory Type not equal to 1Fh (Logical), Size is not 0FFFFh (Unknown). For Memory Type equal to 1Fh (Logical), Size is 0FFFFh (Unknown) and Extended Size is 0.
2314		4.8.7	Form Factor is not 00h (Reserved) or 02h (Unknown).
2315		4.8.8	Device Set is not 0FFh (Unknown).
2316		4.8.9	Device Locator string is present and non-null.
2317		4.8.10	Non-volatile Size is not 0FFFFFFFFFFFFFF (Unknown).
2318		4.8.11	Volatile Size is not 0FFFFFFFFFFFFFF (Unknown).
2319		4.8.12	Cache Size is not 0FFFFFFFFFFFFFF (Unknown).
2320		4.8.13	Logical Size is not 0FFFFFFFFFFFFFh (Unknown).
2321	4.9	Memory	Array Mapped Address (Type 19)
2322 2323		4.9.1	One structure is provided for each contiguous block of memory addresses mapped to a Physical Memory Array.
2324		4.9.2	Each structure's length is at least 0Fh.
2325 2326		4.9.3	Ending Address value is higher in magnitude than the Starting Address value, or Extended Ending Address value is higher in magnitude than the Extended Starting Address value.
2327		4.9.4	Memory Array Handle references a Physical Memory Array (Type 16).
2328 2329		4.9.5	Each structure's address range (Starting Address to Ending Address or Extended Starting Address to Extended Ending Address) is unique and non-overlapping.

SMBIOS Specification DSP0134

2330		4.9.6	Partition Width is not 0.
2331 2332	4.10		tegrity Services (BIS) Entry Point (Type 31). This structure is optional, but if it is present the g checks are performed:
2333		4.10.1	The structure's length is at least 1Ch.
2334		4.10.2	The structure-level checksum evaluates to 00h.
2335		4.10.3	16-bit Entry Point is not 0.
2336		4.10.4	32-bit Entry Point is not 0.
2337	4.11	System	Boot Information (Type 32)
2338		4.11.1	One and only one structure of this type is present.
2339		4.11.2	The structure's length is at least 0Bh.
2340			

2341 2342	ANNEX B (informative)
2343 2344	Using the table convention
2345 2346	For source code used to parse the entry point and SMBIOS table, refer to the <i>Open Source Projects using DMTF SMBIOS Technologies</i> section at https://www.dmtf.org/standards/smbios.

**SMBIOS Specification** 

**DSP0134** 

# ANNEX C (informative)

# **Change log**

	Release	
Version	Date	Description
2.0D	1995-09-14	Initial Release of DRAFT COPY
2.0M	1995-12-12	Final draft released, with the following changes:
		<ul> <li>Specified that dmiStorageBase (Function 50h) and NVStorageBase (Function 55h) must be paragraph-aligned.</li> </ul>
		<ul> <li>Added Command value to change a string to function 52h; Command enumeration values modified.</li> </ul>
		Removed redundant enumerations from Processor Family list
		Corrected Memory Subsystem Example
		Corrected/clarified Indexed I/O access-methods for event-log; Access Method enumeration values and Access Method Address union modified
		Added clarifications to some of the event log types
2.00	1996-03-06	Final release, with the following changes:
		<ul> <li>Specified that all structures end with a terminating NULL, even if the formatted portion of the structure contains string-reference fields and all the string fields are set to 0.</li> </ul>
		<ul> <li>Corrected the Memory Subsystem Example, handles are now correctly created with a 'dw'.</li> </ul>
		Fixed formatting of some bit definition fields and function examples.
2.00.1	1996-07-18	Minor updates for new technology and clarifications.
		Added definitions for Pentium® Pro, Burst EDO, and SDRAM.
		Added clarifications to the Memory Controller Error Status.
2.1.0	1997-06-16	Added definition for static table interface, to allow the information to be accessed from new operating systems (see 5.2). In addition:
		<ul> <li>Changed references to DMI BIOS to SMBIOS throughout; these changes are unmarked.</li> </ul>
		Added SubFunction DMI_CLEAR_EVENT_LOG2 to Function 54h - SMBIOS Control.
		<ul> <li>For those structure entries that are string numbers, changed the Value field definition of the field from Varies to STRING throughout; these changes are unmarked.</li> </ul>
		BIOS Information structure: Added support for 4-digit year and additional BIOS Characteristics through Characteristics Extension Byte 1.
		System Information structure: Added Wakeup Type and UUID fields.
		System Enclosure and Chassis structure: Added Bootup State, Power Supply State, Thermal State, and Security Status to allow the DMTF Physical Container Global Table to be populated.
		<ul> <li>Processor Information structure: Voltage value can now be specified, rather than using bit-flags, and added enumeration values for Pentium® Pro, Pentium® II, and Slot 1. Also added notes to this section, indicating that the enumerated values for the structure are assigned by DMTF. This structure was also updated to include the Cache Information handles identifying the L1, L2, and L3 caches associated with the processor.</li> </ul>

Version	Release Date	Description
		<ul> <li>Memory Controller Information structure: Added Enabled Error Correcting field.         Also added note that this structure can never be updated to add string values, to preserve backwards compatibility.     </li> </ul>
		<ul> <li>Cache Information structure: Added Speed, Error Correction Type, Type, and Associativity fields.</li> </ul>
		<ul> <li>Port Connector Information structure: Added enumerated values to Connector Types and Port Types.</li> </ul>
		System Slots structure: Added AGP enumeration values to Slot Type field.
		<ul> <li>BIOS Language Information structure: Added abbreviated format for language strings and corrected example.</li> </ul>
		System Event Log structure: OEM-specific Access Methods can now be defined, added standard log header definitions, and a mechanism to allow the log entry's variable data formats to be described. Added note that this structure can never be updated to include string values, to preserve backwards compatibility.
		Added Physical Memory Array, Memory Device, Memory Error Information, Memory Array Mapped Address, and Memory Device Mapped Address structures to support the population of the DMTF Enhanced Physical Memory groups.
		<ul> <li>Added Built-in Pointing Device structure to support the population of the DMTF Pointing Device group.</li> </ul>
		Added Portable Battery structure to support the population of the DMTF Portable Battery group.
		<ul> <li>Added appendices that contain a structure checklist and table-convention parsing pseudo-code.</li> </ul>
2.2.0	1998-03-16	The following changes were made to version 2.1 of the document to produce this version:
		Accepted all changes introduced at Version 2.1
		Added ACPI statement-of-direction for dynamic state and event notification
		Table-convention is required for version 2.2 and later compliance
		Corrected Structure Table entry point length value.
		<ul> <li>Added Command type 06h to the Plug-and-Play Set SMBIOS Structure function (52h).</li> </ul>
		Added new processor enumerations from the updated DMTF MASTER.MIF
		System Enclosure: Added enumeration value for "Sealed-case PC", to support Net PC-type chassis'.
		Memory Controller Information: Corrected description of how the BIOS computes the structure Length.
		System Event Log:
		<ul> <li>Added definition for end-of-log data, Event Log Type 0FFh.</li> </ul>
		<ul> <li>Added generic system-management event type; the handle of an associated probe or cooling device identifies the specific failing device.</li> </ul>
		Memory Error Information: Corrected structure size and offsets.
		<ul> <li>Portable Battery: Corrected the structure length and some of the offsets, added Smart Battery-formatted fields</li> </ul>
		Memory Device: Added RIMM form factor
		Added the following new structures
		<ul> <li>System Reset structure to support the population of the DMTF Automatic System Reset group.</li> </ul>

Version	Release Date	Description
		<ul> <li>Hardware Security structure to support the population of the DMTF System Hardware Security group.</li> </ul>
		<ul> <li>System Power Control structure to support the population of the DMTF System Power Control group.</li> </ul>
		<ul> <li>Added Voltage Probe structure to support the population of the DMTF Voltage Probe group.</li> </ul>
		<ul> <li>Cooling Device structure to support the population of the DMTF Cooling Device group.</li> </ul>
		<ul> <li>Temperature Probe structure to support the population of the DMTF Temperature Probe group.</li> </ul>
		<ul> <li>Electrical Current Probe structure to support the population of the DMTF Electrical Current Probe group.</li> </ul>
		<ul> <li>Out-of-Band Remote Access structure to support the population of the DMTF Out-of-Band Remote Access group.</li> </ul>
		<ul> <li>Inactive structure type to support standard structure superset definitions.</li> </ul>
		<ul> <li>End-of-Table structure type to facilitate easier traversing of the structure data.</li> </ul>
2.3.0	1998-08-12	The following changes were made to version 2.2 of the document to produce this version:
		Accepted all changes introduced at Version 2.2
		Clarified and corrected referenced documents
		A minimum set of structures (and their data) is now required for SMBIOS compliance.
		Documented an additional structure usage guideline, to optional structure growth.
		BIOS Information:
		<ul> <li>4-digit year format for BIOS Release Date required for SMBIOS 2.3 and later</li> </ul>
		<ul> <li>Added BIOS Characteristic Extension Byte 2 to include status that the BIOS supports the BIOS Boot Specification.</li> </ul>
		System Information:
		<ul> <li>Added enumeration for Wake-up Type</li> </ul>
		System Enclosure or Chassis:
		<ul> <li>Added OEM-defined field.</li> </ul>
		Processor Information:
		<ul> <li>Added enumerated values for new processors from the updated MASTER.MIF and identified that one structure is present for each processor instance.</li> </ul>
		<ul> <li>Modified interpretation of Lx Cache Handle fields for version 2.3 and later implementations</li> </ul>
		Memory Module Information:
		Corrected example, adding double-null to terminate the structure.
		System Slots:
		<ul> <li>Added hot-plug characteristic definition and clarified usage of the PCI "Slot ID" field.</li> </ul>
		Memory Device:
		Added enumerations for Form Factor and Device Type
		Added new field for memory Speed
		System Event Log:

Version	Release Date	Description
		<ul> <li>Added note describing how century portion of the 2-digit year within a log record is to be interpreted.</li> </ul>
		Voltage Probe, Temperature Probe, Electrical Current Probe, Cooling Device:
		<ul> <li>Added Nominal Value field</li> </ul>
		<ul> <li>Added the following new structures</li> </ul>
		Boot Integrity Services (BIS) Entry Point
		System Boot Information
		64-bit Memory Error Information
		Management Device
		Management Device Component
		Management Device Threshold Data
2.3.1	1999-03-16	The following changes were made to version 2.3 of the document to produce this version:
		Accepted all changes introduced at Version 2.3
		Adopted a three-tier document numbering procedure, see <u>Document Version</u> <u>Number Conventions</u> for more information.
		BIOS Information:
		<ul> <li>Added BIOS Characteristic Extension Byte 2, bit 1, to identify that the BIOS supports F12=Network Boot functionality</li> </ul>
		Processor Information:
		<ul> <li>Added Processor Family enumeration for new Pentium processors, defined reserved values for future Pentium processors.</li> </ul>
		<ul> <li>Added fields: Asset Tag, Serial Number, and Part Number.</li> </ul>
		System Slots:
		<ul> <li>Added slot type enumeration for PCI-X</li> </ul>
		<ul> <li>Added slot characteristic to identify support for (to-be) standard SMBus interface for PCI slots</li> </ul>
		Memory Device:
		<ul> <li>Added enumerated values for Memory Type and Form Factor, required for Rambus implementations</li> </ul>
		<ul> <li>Added fields: Manufacturer, Asset Tag, Serial Number, and Part Number.</li> </ul>
		Added the following new structures:
		<ul> <li>Memory Channel (to support Rambus and SyncLink memory implementations)</li> </ul>
		<ul> <li>IPMI Device, to abstract the IPMI hardware dependencies to management software</li> </ul>
		<ul><li>System Power Supply</li></ul>
2.3.1	2000-12-14	Released as DMTF Preliminary Specification DSP0119.
2.3.2	2001-10-12	The following changes were made to version 2.3.1 of the document to produce this version:
		Accepted all changes introduced at version 2.3.1
		Released as DMTF Specification DSP0130 (Preliminary)
		<ul> <li>Updated the Abstract and Overview sections to be more DMTF-general than DMI-specific. Change bars are present in the Overview section only.</li> </ul>

Version	Release Date	Description
		<ul> <li>Deleted section 1.1 (future direction for ACPI interface specification). Any ACPI interface to provide these structures should be provided by a future version of the ACPI specification itself.</li> </ul>
		Removed "References" that had broken links.
		<ul> <li>Modified sections 2 and 2.2 to indicate that the PnP calling interface is being deprecated at this specification version.</li> </ul>
		Noted in section 2.1 that the structure table data is boot-time static.
		For each enumerated list that indicated that the enumeration is controlled by the "DMTF, not this specification", identified which CIM class.property and DMI group.attribute are mapped to the enumerated value. Also added a note in the Overview section to indicate where change requests should be sent.
		Baseboard Information (Type 2)
		<ul> <li>Added fields: Asset Tag, Feature Flags, Location in Chassis, Chassis Handle, Baseboard Type, and Contained Objects to support multi-system chassis like server blades.</li> </ul>
		System Enclosure or Chassis (Type 3)
		<ul> <li>Added fields: Height, Number of Power Cords, Contained Element Count, and Contained Elements to support multi-system chassis like server blades.</li> </ul>
		Processor Information (Type 4)
		<ul> <li>Added new enumerations to Processor Family and Processor Upgrade</li> </ul>
		<ul> <li>Removed (SMBIOS-only) reserved ranges. These ranges are controlled by DMTF, not the SMBIOS group. The DMTF Device MOF (starting with version 2.3) has commentary around the Processor Family enumeration that suggests that enumerations below 256 be used only for those processor types that are going to be reported by SMBIOS (because this specification's Processor Family field is a 1-byte entity).</li> </ul>
		Cache (Type 7)
		<ul> <li>Added new enumerations to Associativity</li> </ul>
		Memory Device (Type 17)
		<ul> <li>Added new enumerations to Memory Type</li> </ul>
		Built-in Pointing Device (Type 21)
		<ul> <li>Added new enumerations to Pointing Device Type</li> </ul>
		<ul> <li>Removed out-of-date section Correlation to DMTF Groups, in favor of updated section 3.3.</li> </ul>
2.3.3	2002-05-10	The following changes were made to version 2.3.2 of the document to produce this version:
		Accepted all changes introduced at version 2.3.2
		Updated the Abstract to contain the updated DMTF copyright statement.
		Processor Information (Type 4)
		Added new enumerations to Processor Family and Processor Upgrade
2.3.4	2002-12-06	The following changes were made to version 2.3.3 of the document to produce this version:
		System Enclosure Information (Type 3)
		<ul> <li>Provided clarification regarding contained element types</li> </ul>
		Processor Information (Type 4)
		<ul> <li>Added and corrected enumerations to Processor Family (CR00002)</li> </ul>
		<ul> <li>Provided clarification for Max Speed and Current Speed.</li> </ul>

Version	Release Date	Description
		Additions to Processor Upgrade (CR00002)
		System Slots (Type 9)
		<ul> <li>Added AGP8X enumeration to Slot Type</li> </ul>
2.4.0	2004-07-21	The following changes were made to version 2.3.4 of the document to produce this version:
		Processor Information (Type 4)
		<ul> <li>Added new enumerations to Processor Family (CR00951, CR01152)</li> </ul>
		System Slots (Type 9)
		<ul> <li>Added PCI Express enumeration to Slot Type (CR01259)</li> </ul>
		<ul> <li>Added new enumerations to Slot Data Bus Width (CR01324)</li> </ul>
		Memory Device (Type 17)
		<ul> <li>Added DDR2 enumeration to Type (CR01263)</li> </ul>
		BIOS Information (Type 0)
		<ul> <li>Added fields: System BIOS Major Release, System BIOS Minor Release, Embedded Controller Firmware Major Release, and Embedded Controller Firmware Minor Release (CR01270)</li> </ul>
		<ul> <li>Added BIOS Characteristic Extension Byte 2, bit 2, to identify that the BIOS supports Targeted Content Distribution (CR01270)</li> </ul>
		System Information (Type 1)
		<ul> <li>Added fields: SKU Number and Family (CR01270)</li> </ul>
		<ul> <li>Updated Conformance Guidelines and added corrections</li> </ul>
2.5.0	2006-09-05	The following changes were made to version 2.4 of the document to produce this version:
		Shortened abstract
		<ul> <li>Removed obsolete references to DMI, which is no longer maintained by DMTF.     Added references to the Pre-OS and CIM Core Working Groups.     (PreOSCR00017.001)</li> </ul>
		References:
		<ul> <li>Updated specification revisions and URLs (PreOSCR00019.001)</li> </ul>
		Table Convention:
		<ul> <li>Added EFI-specific information (PreOSCR00011.005)</li> </ul>
		SMBIOS Structure Table Entry Point:
		<ul> <li>Corrected typo, the SMBIOS BCD Revision is at offset 1Eh, not 1Dh (PreOSCR00020.000)</li> </ul>
		Required Structures and Data:
		<ul> <li>Added DIG64 information (PreOSCR00013.000)</li> </ul>
		System Enclosure or Chassis (Type 3)
		<ul> <li>Added new types for CompactPCI and AdvancedTCA (PreOSCR00012.001)</li> </ul>
		Processor Information (Type 4)
		<ul> <li>Added AMD Sempron to Processor Family (DMTFCR01473)</li> </ul>
		<ul> <li>Added AMD Turion to Processor Family (SysdevCR00708)</li> </ul>
		<ul> <li>Added multi-core, multi-thread and 64-bit extension processor characteristics (PreOSCR00002)</li> </ul>
		<ul> <li>Added new processor values (Celeron D, Pentium D, Pentium Extreme Edition) (PreOSCR00005)</li> </ul>

Version	Release Date	Description
		<ul> <li>Added new processor upgrade (socket 939) (DMI CR00005)</li> </ul>
		<ul> <li>Added AMD dual-core Opteron and Athlon 64 X2 (PreOSCR00015.003)</li> </ul>
		Added new Processor Upgrade values (PreOSCR00016.001)
		Cache Information (Type 7)
		Added note on cache size for multi-core processors (PreOSCR00002)
		Port connector Information (Type 8)
		- Added SATA and SAS (PreOSCR00021.002)
		System Slots (Type 9)
		Updated Slot ID description with ACPI and PCI Express (PreOSCR00018.000)
		Onboard Devices Information (Type 10)
		<ul> <li>Added SATA and SAS (PreOSCR00021.002)</li> </ul>
		Memory Device (Type 17)
		<ul><li>Added values for FB-DIMM (PreOSCR00010.004)</li></ul>
		Memory Device Mapped Address (Type 20)
		Moved structure from 'required' to 'optional' (PreOSCR00009.002)
		Moved 'Plug-and-Play Calling Convention' to Appendix C
		(PreOSCR00022.001)
2.6.0	2008-06-30	The following changes were made to version 2.5 of the document to produce this version:
		References: added PCI Firmware Specification (SMBIOSCR00042)
		System Information (Type 1): clarification of UUID format (SMBIOSCR00037, SMBIOSCR00061)
		<ul> <li>System Enclosure or Chassis (Type 3): added new values to System Enclosure or Chassis Types (Blade, Blade Enclosure) (SMBIOSCR00034)</li> </ul>
		Processor Information (Type 4):
		<ul> <li>Added Processor Family 2 field (SMBIOSCR00043)</li> </ul>
		<ul> <li>Added new values to Processor Information – Processor Family (PreOSCR00025, SMBIOSCR00035, SMBIOSCR00040, SMBIOSCR00041, SMBIOSCR00044)</li> </ul>
		<ul> <li>Added footnote to Processor Information – Processor Family (SMBIOSCR00039)</li> </ul>
		<ul> <li>Added new values to Processor Information – Processor Upgrade (PreOSCR00028, SMBIOSCR00029)</li> </ul>
		<ul> <li>Corrected values for BDh and BFh in Processor Information – Processor Family (SMBIOSCR00057)</li> </ul>
		<ul> <li>Added "decimal values" column in Processor Information – Processor Family to simplify cross-referencing with CIM_Processor.mof data</li> </ul>
		<ul> <li>Corrected typos for "AMD29000" (was "AMD2900") and "UltraSPARC Ili" (was "UltraSPARC Iii") (SMBIOSCR00054)</li> </ul>
		System Slots (Type 9):
		<ul> <li>Added new fields for Segment Group Number, Bus Number, Device/Function Number (SMBIOSCR00042)</li> </ul>
		<ul> <li>Added new values to System Slots – Slot Type for PCI Express (SMBIOSCR00038)</li> </ul>
		On Board Devices Information (Type 10): marked structure type as Obsolete, replaced with type 41 (SMBIOSCR00042)

Version	Release Date	Description
		Memory Device (Type 17): added new field for rank information (PreOSCR00023)
		<ul> <li>Additional Information (Type 40): new structure type to handle unknown enumerations and other interim field updates (SMBIOSCR00031)</li> </ul>
		Onboard Devices Extended Information (Type 41): new structure type to replace type 10 (SMBIOSCR00042)
2.6.1	2009-03-17	The following changes were made to version 2.6 of the document to produce this version:
		System Information (Type 1):
		<ul> <li>Fixed typo in section 3.3.2 (Type 1 structure): at offset 18h (Wake-up type), the cross-reference should be to 3.3.2.2, not 3.3.2.1.</li> </ul>
		Processor Information (Type 4):
		<ul> <li>SMBIOSCR00046: Added Processor Family values: AMD Quad Core and Third Generation Opteron Processors</li> </ul>
		<ul> <li>SMBIOSCR00047: Added Processor Family values: AMD Phenom and Athlon Processors</li> </ul>
		<ul> <li>SMBIOSCR00049: Added Processor Family value: Embedded AMD Opteron Processor</li> </ul>
		<ul> <li>SMBIOSCR00051: Added processor family value: AMD Phenom Triple- Core Processor Family</li> </ul>
		<ul> <li>SMBIOSCR00055: Added processor values for Intel processors</li> </ul>
		<ul> <li>SMBIOSCR00058: Added processor family values for AMD processors</li> </ul>
		<ul> <li>SMBIOSCR00059: Added value for Intel(R) Atom(TM) processors</li> </ul>
		<ul> <li>SMBIOSCR00060: Added number for "Quad-Core Intel(R) Xeon(R) processor 5400 Series" and a general number for "Quad-Core Intel(R) Xeon(R) processor"</li> </ul>
		SMBIOSCR00065: Added LGA1366 to Processor Upgrade enum
		SMBIOSCR00068: Added numbers for new Intel processors
		Cache Information (Type 7):
		<ul> <li>SMBIOSCR00062: Added values to cache associativity enum to cover new processors</li> </ul>
		System Slots (Type 9):
		<ul> <li>SMBIOSCR00064: Added PCIe Gen 2 slot types to Type 9</li> </ul>
		Memory Device (Type 17):
		<ul> <li>SMBIOSCR00052: Added memory device types: DDR3 and FBD2</li> </ul>
2.7.0	2010-07-21	The following changes were made to version 2.6.1 of the document to produce this version:
		Document layout:
		<ul> <li>SMBIOSCR00073: Moved SMBIOS structure definitions to a new top-level section</li> </ul>
		<ul> <li>SMBIOSCR00074: Removed Appendix C, "Plug-and-Play Calling Convention"</li> </ul>
		Various sections:
		<ul> <li>SMBIOSCR00096: Miscellaneous clerical changes</li> </ul>
		Section 1.1, Document Version Number Conventions:
		<ul> <li>SMBIOSCR00085: Added more description to the document version number convention</li> </ul>

Version	Release Date	Description
		Section 3.1.2, Structure Header Format:
		<ul> <li>SMBIOSCR00048: Reserve handle number for consistency with UEFI PI specification</li> </ul>
		Section 3.1.3, Text Strings:
		SMBIOSCR00086: Removed maximum string size limitation
		Section 3.2, Required Structures and Data:
		<ul> <li>SMBIOSCR00095: Increased the capacity to represent system memory of 4 terabytes or greater.</li> </ul>
		Bios Information (Type 0):
		<ul> <li>SMBIOSCR00056: Added UEFI support to BIOS characteristics</li> </ul>
		<ul> <li>SMBIOSCR00071: Added support to describe virtualized platforms (bit 4)</li> </ul>
		System Enclosure or Chassis (Type 3):
		<ul> <li>SMBIOSCR00076: Added SKU Number field to type 3 structure (System Enclosure or Chassis)</li> </ul>
		<ul> <li>SMBIOSCR00096: Fixed offset for SKU Number entry (to 15h+n*m instead of 16h+n*m)</li> </ul>
		Processor Information (Type 4):
		SMBIOSCR00063: Added processor characteristics to Type 4
		<ul> <li>SMBIOSCR00070: Added processor family values for AMD processors</li> </ul>
		<ul> <li>SMBIOSCR00072: Added processor family values for AMD processors</li> </ul>
		<ul> <li>SMBIOSCR00077: Added processor family values for VIA processors</li> </ul>
		<ul> <li>SMBIOSCR00080: Added numbers for new Intel processors</li> </ul>
		SMBIOSCR00082: Added number for new AMD processor family
		<ul> <li>SMBIOSCR00083: Added processor upgrade type (Socket G34)</li> </ul>
		<ul> <li>SMBIOSCR00087: Added processor upgrade type (Socket AM3)</li> </ul>
		<ul> <li>SMBIOSCR00088: Added number for new Intel processor family: "Intel(R) Core(TM) i3 processor"</li> </ul>
		<ul> <li>SMBIOSCR00090: Added number for new AMD processor family</li> </ul>
		<ul> <li>SMBIOSCR00091: Added processor upgrade type (Socket C32)</li> </ul>
		<ul> <li>SMBIOSCR00092: Added processor upgrade type (Socket LGA1156, Socket LGA1567)</li> </ul>
		<ul> <li>SMBIOSCR00093: Added processor upgrade type (Socket PGA988A, Socket BGA1288)</li> </ul>
		<ul> <li>SMBIOSCR00094: Added footnote in processor family table for types 24- 29</li> </ul>
		<ul> <li>SMBIOSCR00097: Updated processor trademarks for Intel processors</li> </ul>
		Physical Memory Array (Type 16):
		<ul> <li>SMBIOSCR00095: Increased the capacity to represent system memory of 4 terabytes or greater.</li> </ul>
		Memory Device (Type 17):
		<ul> <li>SMBIOSCR00050: Added support for memory &gt;= 32GB in type 17</li> </ul>
		SMBIOSCR00053: Added memory type details of Registered and Unbuffered
		SMBIOSCR00081: Added configured memory clock speed
		Memory Array Mapped Address (Type 19) and Memory Device Mapped Address (Type 20):

Version	Release Date	Description
		<ul> <li>SMBIOSCR00095: Increased the capacity to represent system memory of 4 terabytes or greater.</li> </ul>
		Cooling Device (Type 27):
		<ul> <li>SMBIOSCR00075: Added "description" field in structure type 27</li> </ul>
		IPMI Device Information (Type 38):
		<ul> <li>SMBIOSCR00078: Updated Type 38 to match IPMI specification</li> </ul>
		SMBIOSCR00079: Added Type 42 Management Controller Host Interface
		<ul> <li>SMBIOSCR00096: Replaced "record" with "structure"</li> </ul>
		Management Controller Host Interface (Type 42):
		SMBIOSCR00079: Added Type 42 Management Controller Host Interface
		SMBIOSCR00096: Replaced "record" with "structure"
		Appendix A, Conformance Guidelines:
		<ul> <li>SMBIOSCR00095: Increased the capacity to represent system memory of 4 terabytes or greater.</li> </ul>
2.7.1	2011-01-26	The following changes were made to version 2.7 of the document to produce this version:
		Processor Information (Type 4):
		SMBIOSCR00099: Added new processor upgrade types
		<ul> <li>SMBIOSCR00100: Added new processor family types</li> </ul>
		SMBIOSCR00101: Added new processor family type
		SMBIOSCR00103: Added new processor upgrade types
		Cache Information (Type 7):
		SMBIOSCR00102: Added new cache associativity value
		Port Connector Information (Type 8):
		SMBIOSCR00104: Fixed typo in Port Types (table 41)
		System Slots (Type 9):
		<ul> <li>SMBIOSCR00105: Added PCIe Gen 3 slot types</li> </ul>
2.8.0	2012-12-14	The following changes were made to version 2.7 of the document to produce this version:
		Processor Information (Type 4):
		SMBIOSCR00106: processor family name correction (48h)
		SMBIOSCR00107: new processor family types
		SMBIOSCR00108: new processor family type
		SMBIOSCR00110: correct typo in table 24 (processor upgrade)
		SMBIOSCR00118: new processor family types
		SMBIOSCR00121: new processor family type
		SMBIOSCR00122: new processor upgrade type
		SMBIOSCR00125: Added Intel socket type
		Memory Device (Type 17):
		SMBIOSCR00109: add minimum, maximum and configured voltages
		SMBIOSCR00114: add LRDIMM to memory device list
		Other:
		SMBIOSCR00116: correct/clarify structure length fields
		SMBIOSCR00120: Added supported processor architectures

Version	Release Date	Description
		SMBIOSCR00123: update referenced specifications
		<ul> <li>Wording updates for clarity and consistency</li> </ul>
3.0.0	2015-02-12	The following changes were made to version 2.8.0 of the document to produce this version:
		Accessing SMBIOS Information:
		<ul> <li>SMBIOSCR00115: Added entry point</li> </ul>
		<ul> <li>SMBIOSCR00139: add GUID values for discovering SMBIOS tables in UEFI</li> </ul>
		System Enclosure or Chassis (Type 3):
		<ul> <li>SMBIOSCR00130: Added chassis types: Tablet, Convertible, and Detachable</li> </ul>
		Processor Information (Type 4):
		<ul> <li>SMBIOSCR00124: extend core, core enabled and thread count ranges</li> </ul>
		<ul> <li>SMBIOSCR00126: Added socket type Intel LGA1150</li> </ul>
		<ul> <li>SMBIOSCR00127: Added socket type Intel BGA1168</li> </ul>
		<ul> <li>SMBIOSCR00128: add processor family names</li> </ul>
		<ul> <li>SMBIOSCR00136: Added Intel socket types BGA1234 and BGA1364</li> </ul>
		<ul> <li>SMBIOSCR00137: Added Intel processor family type— SMBIOSCR00138: update SMBIOSCR00124. Extend core, core enabled, and thread count ranges.</li> </ul>
		Cache Information (Type 7):
		<ul> <li>SMBIOSCR00134: add additional description for Unified cache type</li> </ul>
		System Slots (Type 9):
		<ul> <li>SMBIOSCR00132: add M.2 family of form factors</li> </ul>
		<ul> <li>SMBIOSCR00133: add MXM family of slots</li> </ul>
		<ul> <li>SMBIOSCR00135: add SFF-8639 slot types</li> </ul>
		Memory Device (Type 17):
		<ul> <li>SMBIOSCR00129: Added memory device type: DDR4</li> </ul>
		<ul> <li>SMBIOSCR00131: Added memory device types: LPDDR, LPDDR2, LPDDR3, LPDDR4</li> </ul>
3.1.0	2016-11-16	The following changes were made to version 3.0.0 of the document to produce this version:
		Structure Standards:
		<ul> <li>SMBIOSCR00151: Clarify limitation on string lengths</li> </ul>
		BIOS Information (Type 0):
		<ul> <li>SMBIOSCR00156: Added entry for extended BIOS ROM size</li> </ul>
		System Enclosure or Chassis (Type 3):
		<ul> <li>SMBIOSCR00148: Added chassis types: IoT Gateway and Embedded PC</li> </ul>
		<ul> <li>SMBIOSCR00155: Added chassis types: Mini PC and Stick PC</li> </ul>
		Processor Information (Type 4):
		<ul> <li>SMBIOSCR00142: Add Intel Core m3 m5 m7 processors</li> </ul>
		<ul> <li>SMBIOSCR00143: Add processor socket AM4</li> </ul>
		SMBIOSCR00144: Add processor socket LGA1151
		<ul> <li>SMBIOSCR00145: Add processor socket BGA1356, BGA1440, BGA1515</li> </ul>

Version	Release Date	Description
		SMBIOSCR00146: Add AMD Opteron A-Series processor
		<ul> <li>SMBIOSCR00149: Add processor socket LGA3647-1</li> </ul>
		<ul> <li>SMBIOSCR00150: Add processor socket SP3</li> </ul>
		<ul> <li>SMBIOSCR00153: Clarify the Processor ID field for ARM32 and ARM64 Processors</li> </ul>
		<ul> <li>SMBIOSCR00154: Add families for ARMv7 and ARMv8</li> </ul>
		<ul> <li>SMBIOSCR00157: Add family for AMD Opteron(TM) X3000 Series APU</li> </ul>
		Cache Information (Type 7):
		<ul> <li>SMBIOSCR00140: Extend to support Cache sizes &gt;2047 MB</li> </ul>
		System Slots (Type 9):
		- SMBIOSCR00141: Add Mini PCIe support
		Memory Device (Type 17):
		- SMBIOSCR00147: Clarify Speed
		• TPM (Type 43):
		<ul> <li>SMBIOSCR00152: Added structure type for TPM</li> </ul>
3.1.1	2016-12-15	The following changes were made to version 3.0.0 of the document to produce this version:
		Processor Information (Type 4):
		<ul> <li>SMBIOSCR00158: add socket SP3r2</li> </ul>
		<ul> <li>SMBIOSCR00160: add AMD Zen Processor Family</li> </ul>
		Management Controller Host Interface (Type 42):
		<ul> <li>SMBIOSCR00159: include Host Interface Type and Protocol Identifier enumerations</li> </ul>
3.2.0	2018-04-26	The following changes were made to version 3.1.1 of the document to produce this version:
		Table convention (section 5.2):
		<ul> <li>SMBIOSCR00177: Erratum: clarify that 32-bit and 64-bit tables must be the same version</li> </ul>
		Processor Information (Type 4):
		<ul> <li>SMBIOSCR00163: add socket LGA2066</li> </ul>
		<ul> <li>SMBIOSCR00173: add Intel Core i9</li> </ul>
		<ul> <li>SMBIOSCR00176: Added processor sockets</li> </ul>
		Port Connector Information (Type 8):
		<ul> <li>SMBIOSCR00168: add USB Type-C</li> </ul>
		System Slots (Type 9):
		<ul> <li>SMBIOSCR00164: add "unavailable" to current usage field</li> </ul>
		<ul> <li>SMBIOSCR00167: add support for PCle bifurcation</li> </ul>
		Memory Device (Type 17):
		<ul> <li>SMBIOSCR00162: add support for NVDIMMs</li> </ul>
		<ul> <li>SMBIOSCR00166: extend support for NVDIMMs and add support for logical memory type</li> </ul>
		<ul> <li>SMBIOSCR00172: rename "Configured Memory Clock Speed" to "Configured Memory Speed"</li> </ul>
		<ul> <li>SMBIOSCR00174: Added memory technology value (Intel Persistent Memory, 3D XPoint)</li> </ul>

Version	Release Date	Description
		IPMI Device Information (Type 38):
		- SMBIOSCR00171: add SSIF
		Management Controller Host Interface (Type 42)
		<ul> <li>SMBIOSCR00175: fix structure data parsing issue</li> </ul>
		Annex A:
		<ul> <li>SMBIOSCR00169: updated conformance for logical memory</li> </ul>
		<ul> <li>SMBIOSCR00170: updated conformance for memory size fields</li> </ul>
3.3.0	2019-08-22	The following changes were made to version 3.2.0 of the document to produce this version:
		System Slots (Type 9):
		<ul> <li>SMBIOSCR00184: add PCI Express Gen 4 values</li> </ul>
		<ul> <li>SMBIOSCR00185: clarify bus number usage for PCI Express</li> </ul>
		Memory Device (Type 17):
		<ul> <li>SMBIOSCR00178: Added memory device type value (HBM) and new form factor value (Die)</li> </ul>
		<ul> <li>SMBIOSCR00179: update the string for Intel persistent memory</li> </ul>
		Various:
		<ul> <li>SMBIOSCR00181: Added support for RISC-V processors, add structure type 44 (processor-additional information)</li> </ul>
		<ul> <li>SMBIOSCR00183: Added support for CXL Flexbus</li> </ul>
3.4.0	2020-07-17	The following changes were made to version 3.3.0 of the document to produce this version:
		Processor Information (Type 4):
		<ul> <li>SMBIOSCR00189: update the definition of Type 4 Processor Id for ARM64 CPUs</li> </ul>
		<ul> <li>SMBIOSCR00190: add Socket LGA4189</li> </ul>
		<ul> <li>SMBIOSCR00191: add Socket LGA1200</li> </ul>
		<ul> <li>SMBIOSCR00192: erratum: link processor characteristics with CIM MOF properties</li> </ul>
		System Slots (Type 9):
		<ul> <li>SMBIOSCR00186: add PCI Express Gen 5 and U.2 values</li> </ul>
		<ul> <li>SMBIOSCR00188: add OCP NIC 3.0 values</li> </ul>
		<ul> <li>SMBIOSCR00193: add OCP NIC Prior to 3.0</li> </ul>
		<ul> <li>SMBIOSCR00196: Slot Type extensions for PCle Gen6 and beyond</li> </ul>
		<ul> <li>SMBIOSCR00197: Add support for CXL 2.0 devices</li> </ul>
		<ul> <li>SMBIOSCR00199: Add support for EDSFF slot types</li> </ul>
		Memory Device (Type 17):
		<ul> <li>SMBIOSCR00187: Added memory device types (DDR5, LPDDR5)</li> </ul>
		<ul> <li>SMBIOSCR00195: update description for Intel persistent memory device</li> </ul>
		<ul> <li>SMBIOSCR00197: Add support for CXL 2.0 devices</li> </ul>
3.5.0	2021-09-15	The following changes were made to version 3.4.0 of the document to produce this version:
		Normative references (section 2): various updates
		Terms and Definitions (section 3):

Version	Release Date	Description
		SMBIOSCR00206: Clarification on unknown/other
		Table Convention (section 5.2):
		<ul> <li>SMBIOSCR00207: Log Change Token is volatile</li> </ul>
		Structure Header Format (section 6.1.2):
		SMBIOSCR00213: Clarified invalid reference handle value
		Text Strings (section 6.1.3):
		<ul> <li>SMBIOSCR00212: Specified that string encoding is UTF-8</li> </ul>
		BIOS Information (Type 0):
		SMBIOSCR00209: Added support for manufacturing mode
		<ul> <li>SMBIOSCR00210: Updated the definition of BIOS Starting Address Segment for UEFI systems</li> </ul>
		Processor Information (Type 4):
		<ul> <li>SMBIOSCR00205: Added processor socket (LGA4677)</li> </ul>
		System Slots (Type 9):
		<ul> <li>SMBIOSCR00202: Added support for slot height</li> </ul>
		SMBIOSCR00203: Errata: correct offsets
		Built-in Pointing Device (Type 21):
		SMBIOSCR00200: Added support for new Pointing Device interfaces
		Onboard Devices Extended Information (Type 41):
		SMBIOSCR00201: Added support for new Onboard Device Types
		SMBIOSCR00204: Added note on how to describe multi-function devices
		Firmware Inventory Information (Type 45, new):
		<ul> <li>SMBIOSCR00208: Added structure type for Firmware Inventory Information</li> </ul>
		String Property (Type 46, new):
		SMBIOSCR00211: Added structure for string properties
3.6.0	2022-06-17	The following changes were made to version 3.5.0 of the document to produce this version:
		Processor Information (Type 4):
		SMBIOSCR00214: Added new processor sockets
		SMBIOSCR00215: Added processor family ID for ARMv9
		<ul> <li>SMBIOSCR00218: Added new processor socket types</li> </ul>
		SMBIOSCR00219: Added "thread enabled" field
		Memory Device (Type 17):
		- SMBIOSCR00220: Added HBM3
		Various:
		SMBIOSCR00217: Added LoongArch processor architecture
3.7.0	2023-07-21	The following changes were made to version 3.6.0 of the document to produce this version:
		Processor Information (Type 4):
		SMBIOSCR00222: Added new processor sockets
		<ul> <li>SMBIOSCR00224: Added new processor family</li> </ul>
		<ul> <li>SMBIOSCR00225: Added new processor socket</li> </ul>

Version	Release Date	Description
		<ul> <li>SMBIOSCR00226: Added new processor sockets and updated link for LoongArch processor-specific data</li> </ul>
		<ul> <li>SMBIOSCR00228: Added new processor sockets</li> </ul>
		System Slots (Type 9):
		<ul> <li>SMBIOSCR00221: Modified CXL description and added CXL 3.0 support</li> </ul>
		Memory Device (Type 17):
		<ul> <li>SMBIOSCR00227: Added PMIC/RCD Manufacturer ID and Revision information</li> </ul>
3.7.1	2024-05-24	The following changes were made to version 3.6.0 of the document to produce this version. Unless otherwise specified, changes were introduced in CR236.
		Introduction:
		<ul> <li>Removed text from document version number conventions and added a reference to DSP4014</li> </ul>
		Memory Device (Type 17):
		<ul> <li>CR231: errata to PMIC0/RCD fields</li> </ul>
		Annex A (conformance guidelines):
		<ul> <li>updated to include the 64-bit entry point</li> </ul>
		Annex B (Using the table convention):
		replaced pseudo-code with a link to modern open-source code projects
		Various:
		<ul> <li>replaced C-style "0xnnnn" numbers with MASM-style "nnnnh", for consistency</li> </ul>
		<ul> <li>used kibibytes, mebibytes, gibibytes and KiB, MiB, GiB for sizes in accordance with IEC 60027</li> </ul>
3.8.0	2024-08-05	The following changes were made to version 3.7.1 of the document to produce this version:
		Various:
		CR237: Renamed document to "SMBIOS Specification"
		CR237: Renamed "BIOS" to "platform firmware" or "firmware"
		Processor Information (Type 4):
		CR229: new processor family names
		<ul> <li>CR230: new processor socket types</li> </ul>
		<ul> <li>CR232: deprecate Voltage field</li> </ul>
		CR235: clarify text related to Arm SoC_ID
		CR239: new processor family name
		CR240: new socket string
		<ul> <li>CR241: use <sup>™</sup> and <sup>®</sup> in Intel<sup>®</sup> processor strings</li> </ul>
		Memory Device (Type 17):
		CR238: add CAMM form factor
		CR242: add MRDIMM memory technology
		Management Controller Host Interface (Type 42):
		CR233: reference MCTP host interface
		Processor Additional Information (Type 44):
		Updated URL for RISC-V processor information

Version	Release Date	Description
		CR234: Introduce Arm Processor-specific data
		CR243: Additional Arm Processor-specific data
3.9.0	2025-07-07	The following changes were made to version 3.8.0 of the document to produce this version:
		Various:
		- CR249: Update the references to DSP0256 specifications from "v2.0.0WIP" to "v2.0.0" version
		System Enclosure or Chassis (Type 3):
		- CR251: Changes to Type 3 to include additional Rack types
		Processor Information (Type 4):
		- CR245: Correct erroneous length information in Processor Information
		- CR246: Use Arm SMCCC_ARCH_SOC_ID to populate "Processor Version"
		System Slots (Type 9):
		- CR247: Add PCIe slot type in different form factors to "Table 49 – System Slots: Slot ID"
		Memory Device (Type 17):
		- CR244: Add CUDIMM and CSODIMM form factors
		- CR248: Move MRDIMM to Memory Device – Type section
		Processor Additional Information (Type 44):
		- CR250: Changes to Type 44 to include additional processor characteristics for x86 processors

2352	Bibliography
2353 2354	DMTF DSP4014, <i>DMTF Process for Working Bodies</i> , 2.14.0, <a href="https://www.dmtf.org/sites/default/files/standards/documents/DSP4014.pdf">https://www.dmtf.org/sites/default/files/standards/documents/DSP4014.pdf</a>

**DSP0134** 

**SMBIOS Specification**