



Document Identifier: DSPIS0020

Date: 2021-08-06

Version: 1.0.0WIP.50

Redfish Logical Memory Region WIP Readme

Information for Work-in-Progress version:

IMPORTANT: This document is not a standard. It does not necessarily reflect the views of the DMTF or its members. Because this document is a Work in Progress, this document may still change, perhaps profoundly and without notice. This document is available for public review and comment until superseded.

Provide any comments through the DMTF Feedback Portal: <http://www.dmtf.org/standards/feedback>

Supersedes: None

Document Class: Informational

Document Status: Work in Progress

Document Language: en-US

Copyright Notice

Copyright © 2021 DMTF. All rights reserved.

Copyright Notice

Copyright © 2021 DMTF. All rights reserved.

DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems management and interoperability. Members and non-members may reproduce DMTF specifications and documents, provided that correct attribution is given. As DMTF specifications may be revised from time to time, the particular version and release date should always be noted.

Implementation of certain elements of this standard or proposed standard may be subject to third party patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose, or identify any or all such third party patent right, owners or claimants, nor for any incomplete or inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, disclose, or identify any such third party patent rights, or for such party's reliance on the standard or incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any party implementing such standard, whether such implementation is foreseeable or not, nor to any patent owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is withdrawn or modified after publication, and shall be indemnified and held harmless by any party implementing the standard from any and all claims of infringement by a patent owner for such implementations.

For information about patents held by third-parties which have notified the DMTF that, in their opinion, such patent may relate to or impact implementations of DMTF standards, visit <http://www.dmtf.org/about/policies/disclosures.php>.

This document's normative language is English. Translation into other languages is permitted.

1 Overview

The following files are part of the Redfish Logical Memory Regions development effort:

- `mockups/public-logical-memory-regions` - mockup changes to `Fabrics`, `LogicalMemoryRegions` and `Chassis` for supporting Logical Memory Regions proposal
- `mockups/public-logical-memory-regions`
 - `/redfish/v1/Fabrics/GenZ` - Mockup showing a fabric connectivity representation of a Logical Memory Region (Connections, EndpointGroups, Endpoints, Zones)
 - `/redfish/v1/LogicalMemoryRegions/1` - Mockup showing the Logical Memory Region data model
 - `/redfish/v1/Chassis` - Mockup showing Memory Domain and Memory Chunks for a Logical Memory Region
- `Redfish_LogicalMemoryRegion_Proposal_rev4.pdf` - Presentation describing the Redfish Logical Memory Region data model